diff options
| author | Joakim Tjernlund <Joakim.Tjernlund@transmode.se> | 2011-01-27 16:30:54 +0100 |
|---|---|---|
| committer | Kim Phillips <kim.phillips@freescale.com> | 2011-02-05 17:06:57 -0600 |
| commit | 26e5f794d3169080d89b57e64981a56e6a551da8 (patch) | |
| tree | 0fb27411a8858f9a46c329d8c6d9a1fb203ed6cf /include/mpc83xx.h | |
| parent | 10fa8d7c703b564bcbdaa2345442e30483c01f98 (diff) | |
mpc83xx: Use correct register to calculate clocks.
Use SPMR instead of HRCWL when calculating clocks as HCRWL
may be changed and the CPU will not pick up all changes
until there is a POR. u-boot will think SPMF has changed and get
the clocks wrong.
Signed-off-by: Joakim Tjernlund <Joakim.Tjernlund@transmode.se>
Signed-off-by: Kim Phillips <kim.phillips@freescale.com>
Diffstat (limited to 'include/mpc83xx.h')
| -rw-r--r-- | include/mpc83xx.h | 7 |
1 files changed, 7 insertions, 0 deletions
diff --git a/include/mpc83xx.h b/include/mpc83xx.h index 07e0e0b47d7..ea137c7c65a 100644 --- a/include/mpc83xx.h +++ b/include/mpc83xx.h @@ -694,14 +694,21 @@ /* SPMR - System PLL Mode Register */ #define SPMR_LBIUCM 0x80000000 +#define SPMR_LBIUCM_SHIFT 31 #define SPMR_DDRCM 0x40000000 +#define SPMR_DDRCM_SHIFT 30 #define SPMR_SPMF 0x0F000000 +#define SPMR_SPMF_SHIFT 24 #define SPMR_CKID 0x00800000 #define SPMR_CKID_SHIFT 23 #define SPMR_COREPLL 0x007F0000 +#define SPMR_COREPLL_SHIFT 16 #define SPMR_CEVCOD 0x000000C0 +#define SPMR_CEVCOD_SHIFT 6 #define SPMR_CEPDF 0x00000020 +#define SPMR_CEPDF_SHIFT 5 #define SPMR_CEPMF 0x0000001F +#define SPMR_CEPMF_SHIFT 0 /* OCCR - Output Clock Control Register */ |