summaryrefslogtreecommitdiff
path: root/arch/arm/dts/fsl-imx8qxp-ai_ml.dts
diff options
context:
space:
mode:
Diffstat (limited to 'arch/arm/dts/fsl-imx8qxp-ai_ml.dts')
-rw-r--r--arch/arm/dts/fsl-imx8qxp-ai_ml.dts16
1 files changed, 8 insertions, 8 deletions
diff --git a/arch/arm/dts/fsl-imx8qxp-ai_ml.dts b/arch/arm/dts/fsl-imx8qxp-ai_ml.dts
index aa85caaff58..be94767fa94 100644
--- a/arch/arm/dts/fsl-imx8qxp-ai_ml.dts
+++ b/arch/arm/dts/fsl-imx8qxp-ai_ml.dts
@@ -130,29 +130,29 @@
pinctrl_lpuart0: lpuart0grp {
fsl,pins = <
- SC_P_UART0_RX_ADMA_UART0_RX 0X06000020
- SC_P_UART0_TX_ADMA_UART0_TX 0X06000020
+ SC_P_UART0_RX_ADMA_UART0_RX 0x06000020
+ SC_P_UART0_TX_ADMA_UART0_TX 0x06000020
>;
};
pinctrl_lpuart1: lpuart1grp {
fsl,pins = <
- SC_P_UART1_RX_ADMA_UART1_RX 0X06000020
- SC_P_UART1_TX_ADMA_UART1_TX 0X06000020
+ SC_P_UART1_RX_ADMA_UART1_RX 0x06000020
+ SC_P_UART1_TX_ADMA_UART1_TX 0x06000020
>;
};
pinctrl_lpuart2: lpuart2grp {
fsl,pins = <
- SC_P_UART2_RX_ADMA_UART2_RX 0X06000020
- SC_P_UART2_TX_ADMA_UART2_TX 0X06000020
+ SC_P_UART2_RX_ADMA_UART2_RX 0x06000020
+ SC_P_UART2_TX_ADMA_UART2_TX 0x06000020
>;
};
pinctrl_lpuart3: lpuart3grp {
fsl,pins = <
- SC_P_FLEXCAN2_RX_ADMA_UART3_RX 0X06000020
- SC_P_FLEXCAN2_TX_ADMA_UART3_TX 0X06000020
+ SC_P_FLEXCAN2_RX_ADMA_UART3_RX 0x06000020
+ SC_P_FLEXCAN2_TX_ADMA_UART3_TX 0x06000020
>;
};