summaryrefslogtreecommitdiff
path: root/dts/upstream/Bindings/clock/qcom,ipq5332-gcc.yaml
diff options
context:
space:
mode:
Diffstat (limited to 'dts/upstream/Bindings/clock/qcom,ipq5332-gcc.yaml')
-rw-r--r--dts/upstream/Bindings/clock/qcom,ipq5332-gcc.yaml3
1 files changed, 2 insertions, 1 deletions
diff --git a/dts/upstream/Bindings/clock/qcom,ipq5332-gcc.yaml b/dts/upstream/Bindings/clock/qcom,ipq5332-gcc.yaml
index 718fe062542..adc30d84fa8 100644
--- a/dts/upstream/Bindings/clock/qcom,ipq5332-gcc.yaml
+++ b/dts/upstream/Bindings/clock/qcom,ipq5332-gcc.yaml
@@ -30,6 +30,8 @@ properties:
- description: PCIE 2lane x1 PHY pipe clock source (For second lane)
- description: USB PCIE wrapper pipe clock source
+ '#power-domain-cells': false
+
required:
- compatible
- clocks
@@ -47,7 +49,6 @@ examples:
<&pcie_2lane_phy_pipe_clk_x1>,
<&usb_pcie_wrapper_pipe_clk>;
#clock-cells = <1>;
- #power-domain-cells = <1>;
#reset-cells = <1>;
};
...