summaryrefslogtreecommitdiff
path: root/arch
AgeCommit message (Expand)Author
2012-07-07ARM: OMAP4/5: Move gpmc clocks to essential group.SRICHARAN R
2012-07-07ARM: OMAP4+: Move external phy initialisations to arch specific place.SRICHARAN R
2012-07-07omap4: Use a smaller M,N couple for IVA DPLLSebastien Jan
2012-07-07omap: am33xx: accomodate input clocks other than 24 MhzSteve Sakoman
2012-07-07omap: emif: fix bug in manufacturer code testSteve Sakoman
2012-07-07omap: emif: deal with rams that return duplicate mr data on all byte lanesSteve Sakoman
2012-07-07OMAP4+: Force DDR in self-refresh after warm resetLokesh Vutla
2012-07-07OMAP4+: Handle sdram init after warm resetLokesh Vutla
2012-07-07ARM: OMAP3+: Detect reset typeLokesh Vutla
2012-07-07arm: bugfix: Move vector table before jumping relocated codeTetsuyuki Kobayashi
2012-07-07arm/kirkwood: protect the ENV_SPI #definesValentin Longchamp
2012-07-07kw_spi: support spi_claim/release_bus functionsValentin Longchamp
2012-07-07kirkwood: add save functionality kirkwood_mpp_conf functionValentin Longchamp
2012-07-07ATMEL/PIO: Enable new feature of PIO on Atmel deviceBo Shen
2012-07-07i.MX6 USDHC: Use the ESDHC clockMichael Langer
2012-07-07i.MX28: Add function to adjust memory parametersMarek Vasut
2012-07-07MX28: Fix a typo in mx28_reg_8 macroOtavio Salvador
2012-07-07mx53: Fix mask for SATA reference clockFabio Estevam
2012-07-07i.mx: i.mx6x: NO_MUX_I/NO_PAD_I not set correctlyJason Liu
2012-07-07EXYNOS5: PINMUX: Added default pinumx settingsRajeshwari Shinde
2012-07-07Exynos: fix cpuinfo and cpu detectingMinkyu Kang
2012-07-07ARM: OMAP4: Correct the lpddr2 io settings register value.SRICHARAN R
2012-07-07OMAP5: Change voltages for omap5432Lokesh Vutla
2012-07-07OMAP5: DPLL core lock for OMAP5432Lokesh Vutla
2012-07-07OMAP5: EMIF: Add support for DDR3 deviceLokesh Vutla
2012-07-07OMAP5: ADD precalculated timings for ddr3Lokesh Vutla
2012-07-07OMAP5: Configure the io settings for omap5432 uevm boardLokesh Vutla
2012-07-07OMAP5: ADD chip detection for OMAP5432 SOCLokesh Vutla
2012-07-07OMAP5: Adding correct Control id code for OMAP5430Lokesh Vutla
2012-07-07am33xx: Fix i2c sampling rate typoTom Rini
2012-07-07am33xx: Fill in more cm_wkuppll / cm_perpllTom Rini
2012-07-07am335x: Correct i2c sysc offsetTom Rini
2012-07-07DaVinci: fix ddr2 vtp i/o calibrationTroy Kisky
2012-07-07ARM: OMAP5: Correct the DRAM_ADDR_SPACE_END macro.SRICHARAN R
2012-07-07ARM: OMAP5: Align memory used for testing to the power of 2SRICHARAN R
2012-07-07ARM: OMAP5: dmm: Create a tiler trap section.SRICHARAN R
2012-07-07ARM: OMAP4+: dmm: Take care of overlapping dmm and trap sections.SRICHARAN R
2012-07-07am33xx: Do not call init_timer twiceTom Rini
2012-07-07arm: Tegra: Use ODMDATA from BCT in IRAMTom Warren
2012-07-07gpio: tegra2: rename tegra2_gpio.* to tegra_gpio.*Tom Warren
2012-07-07spi: tegra2: rename tegra2_spi.* to tegra_spi.*Tom Warren
2012-07-07tegra: override compiler flags for low level init codeamartin@nvidia.com
2012-07-07tegra: Correct PLL access in ap20.c and clock.cSimon Glass
2012-07-07tegra: add SDMMC1 on SDIO1 funcmux entryStephen Warren
2012-07-07tegra: add SDIO1 funcmux entry for UARTALucas Stach
2012-07-07tegra: sync SDIO1 pingroup enum name with TRMLucas Stach
2012-07-07tegra: add UART1 on GPU funcmux entryStephen Warren
2012-07-07tegra: add alternate UART1 funcmux entryStephen Warren
2012-07-07spi: Tegra2: Seaboard: fix UART corruption during SPI transactionsTom Warren
2012-07-06powerpc/mpc85xx: Fix Handling the lack of L2 cache on P2040/P2040EYork Sun