blob: 343f10cdf9a2ade1d36e6198669e99c9e2190099 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
|
// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
/*
* at91-sama7d65_curiosity-u-boot.dtsi - Device Tree Include file for
* SAMA7D65 CURIOSITY.
*
* Copyright (c) 2023 Microchip Technology Inc. and its subsidiaries
*
* Author: Ryan Wanner <ryan.wanner@microchip.com>
*/
/{
aliases {
serial0 = &uart6;
};
chosen {
bootph-all;
};
clocks {
slow_rc_osc: slow_rc_osc {
compatible = "fixed-clock";
#clock-cells = <0>;
clock-frequency = <32000>;
};
};
cpus {
cpu@0 {
clocks = <&pmc PMC_TYPE_CORE 8>, <&pmc PMC_TYPE_CORE 26>, <&main_xtal>;
clock-names = "cpu", "master", "xtal";
};
};
soc {
bootph-all;
};
};
&clk32k {
clocks = <&slow_rc_osc>, <&slow_xtal>;
};
&main_xtal {
bootph-all;
};
&pioa {
bootph-all;
};
&pinctrl_uart6_default {
bootph-all;
};
&pit64b0 {
bootph-all;
};
&pmc {
bootph-all;
};
&sdmmc1 {
assigned-clock-parents = <&pmc PMC_TYPE_CORE 27>; /* MCK1 div */
microchip,sdcal-inverted;
no-1-8-v;
};
&slow_rc_osc {
bootph-all;
};
&slow_xtal {
bootph-all;
};
&uart6 {
bootph-all;
};
|
