summaryrefslogtreecommitdiff
path: root/arch/arm/dts/imx8mm-venice-gw7903-u-boot.dtsi
blob: 9590d0924b643d4738805292a7375211c77c7b64 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
// SPDX-License-Identifier: GPL-2.0+
/*
 * Copyright 2022 Gateworks Corporation
 */

#include "imx8mm-venice-u-boot.dtsi"

&gpio1 {
	rs422en {
		gpio-hog;
		output-high;
		gpios = <10 GPIO_ACTIVE_HIGH>;
		line-name = "rs422_en#";
	};

	rs485en {
		gpio-hog;
		output-high;
		gpios = <11 GPIO_ACTIVE_HIGH>;
		line-name = "rs485_en#";
	};

	rs232en {
		gpio-hog;
		output-low;
		gpios = <12 GPIO_ACTIVE_HIGH>;
		line-name = "rs232_en#";
	};
};

&gpio2 {
	dig2in {
		gpio-hog;
		input;
		gpios = <0 GPIO_ACTIVE_HIGH>;
		line-name = "dig2_in";
	};

	dig2out {
		gpio-hog;
		output-high;
		gpios = <1 GPIO_ACTIVE_HIGH>;
		line-name = "dig2_out#";
	};

	dig2ctl {
		gpio-hog;
		output-low;
		gpios = <2 GPIO_ACTIVE_HIGH>;
		line-name = "dig2_ctl";
	};

	dig1ctl {
		gpio-hog;
		output-low;
		gpios = <6 GPIO_ACTIVE_HIGH>;
		line-name = "dig1_ctl";
	};

	dig1out {
		gpio-hog;
		output-high;
		gpios = <8 GPIO_ACTIVE_HIGH>;
		line-name = "dig1_out#";
	};

	dig1in {
		gpio-hog;
		input;
		gpios = <9 GPIO_ACTIVE_HIGH>;
		line-name = "dig1_in";
	};
};

&gpio5 {
	sim1det {
		gpio-hog;
		input;
		gpios = <7 GPIO_ACTIVE_LOW>;
		line-name = "sim1_det#";
	};

	sim2det {
		gpio-hog;
		input;
		gpios = <8 GPIO_ACTIVE_LOW>;
		line-name = "sim2_det#";
	};

	sim2sel {
		gpio-hog;
		output-low;
		gpios = <9 GPIO_ACTIVE_HIGH>;
		line-name = "sim2_sel";
	};

	pci_wdis {
		gpio-hog;
		output-high;
		gpios = <12 GPIO_ACTIVE_HIGH>;
		line-name = "pci_wdis#";
	};
};

&fec1 {
	phy-reset-gpios = <&gpio4 25 GPIO_ACTIVE_LOW>;
	phy-reset-duration = <1>;
	phy-reset-post-delay = <300>;
};

&pinctrl_fec1 {
	bootph-pre-ram;
};

&{/soc@0/bus@30800000/i2c@30a30000/pmic@4b} {
	bootph-pre-ram;
};

&{/soc@0/bus@30800000/i2c@30a30000/pmic@4b/regulators} {
	bootph-pre-ram;
};

&pinctrl_pmic {
	bootph-pre-ram;
};