blob: 3206af8c3ea2e310d38e68a21b03a274486b426c (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
|
/*
* [origin: Linux kernel include/asm-arm/arch-at91/at91sam9263.h]
*
* (C) 2007 Atmel Corporation.
* (C) Copyright 2010
* Reinhard Meyer, EMK Elektronik, reinhard.meyer@emk-elektronik.de
*
* Definitions for the SoC:
* AT91SAM9263
*
* SPDX-License-Identifier: GPL-2.0+
*/
#ifndef AT91SAM9263_H
#define AT91SAM9263_H
/*
* defines to be used in other places
*/
#define CONFIG_ARM926EJS /* ARM926EJS Core */
#define CONFIG_AT91FAMILY /* it's a member of AT91 */
/*
* Peripheral identifiers/interrupts.
*/
#define ATMEL_ID_FIQ 0 /* Advanced Interrupt Controller (FIQ) */
#define ATMEL_ID_SYS 1 /* System Peripherals */
#define ATMEL_ID_PIOA 2 /* Parallel IO Controller A */
#define ATMEL_ID_PIOB 3 /* Parallel IO Controller B */
#define ATMEL_ID_PIOCDE 4 /* Parallel IO Controller C, D and E */
/* Reserved: 5 */
/* Reserved: 6 */
#define ATMEL_ID_USART0 7 /* USART 0 */
#define ATMEL_ID_USART1 8 /* USART 1 */
#define ATMEL_ID_USART2 9 /* USART 2 */
#define ATMEL_ID_MCI0 10 /* Multimedia Card Interface 0 */
#define ATMEL_ID_MCI1 11 /* Multimedia Card Interface 1 */
#define ATMEL_ID_CAN 12 /* CAN */
#define ATMEL_ID_TWI 13 /* Two-Wire Interface */
#define ATMEL_ID_SPI0 14 /* Serial Peripheral Interface 0 */
#define ATMEL_ID_SPI1 15 /* Serial Peripheral Interface 1 */
#define ATMEL_ID_SSC0 16 /* Serial Synchronous Controller 0 */
#define ATMEL_ID_SSC1 17 /* Serial Synchronous Controller 1 */
#define ATMEL_ID_AC97C 18 /* AC97 Controller */
#define ATMEL_ID_TCB 19 /* Timer Counter 0, 1 and 2 */
#define ATMEL_ID_PWMC 20 /* Pulse Width Modulation Controller */
#define ATMEL_ID_EMAC 21 /* Ethernet */
/* Reserved: 22 */
#define ATMEL_ID_2DGE 23 /* 2D Graphic Engine */
#define ATMEL_ID_UDP 24 /* USB Device Port */
#define ATMEL_ID_ISI 25 /* Image Sensor Interface */
#define ATMEL_ID_LCDC 26 /* LCD Controller */
#define ATMEL_ID_DMA 27 /* DMA Controller */
/* Reserved: 28 */
#define ATMEL_ID_UHP 29 /* USB Host port */
#define ATMEL_ID_IRQ0 30 /* Advanced Interrupt Controller (IRQ0) */
#define ATMEL_ID_IRQ1 31 /* Advanced Interrupt Controller (IRQ1) */
/*
* User Peripherals physical base addresses.
*/
#define ATMEL_BASE_UDP 0xfff78000
#define ATMEL_BASE_TCB0 0xfff7c000
#define ATMEL_BASE_TC0 0xfff7c000
#define ATMEL_BASE_TC1 0xfff7c040
#define ATMEL_BASE_TC2 0xfff7c080
#define ATMEL_BASE_MCI0 0xfff80000
#define ATMEL_BASE_MCI1 0xfff84000
#define ATMEL_BASE_TWI 0xfff88000
#define ATMEL_BASE_USART0 0xfff8c000
#define ATMEL_BASE_USART1 0xfff90000
#define ATMEL_BASE_USART2 0xfff94000
#define ATMEL_BASE_SSC0 0xfff98000
#define ATMEL_BASE_SSC1 0xfff9c000
#define ATMEL_BASE_AC97C 0xfffa0000
#define ATMEL_BASE_SPI0 0xfffa4000
#define ATMEL_BASE_SPI1 0xfffa8000
#define ATMEL_BASE_CAN 0xfffac000
#define ATMEL_BASE_PWMC 0xfffb8000
#define ATMEL_BASE_EMAC 0xfffbc000
#define ATMEL_BASE_ISI 0xfffc4000
#define ATMEL_BASE_2DGE 0xfffc8000
/*
* System Peripherals physical base addresses.
*/
#define ATMEL_BASE_ECC0 0xffffe000
#define ATMEL_BASE_SDRAMC0 0xffffe200
#define ATMEL_BASE_SMC0 0xffffe400
#define ATMEL_BASE_ECC1 0xffffe600
#define ATMEL_BASE_SDRAMC1 0xffffe800
#define ATMEL_BASE_SMC1 0xffffea00
#define ATMEL_BASE_MATRIX 0xffffec00
#define ATMEL_BASE_CCFG 0xffffed10
#define ATMEL_BASE_DBGU 0xffffee00
#define ATMEL_BASE_AIC 0xfffff000
#define ATMEL_BASE_PIOA 0xfffff200
#define ATMEL_BASE_PIOB 0xfffff400
#define ATMEL_BASE_PIOC 0xfffff600
#define ATMEL_BASE_PIOD 0xfffff800
#define ATMEL_BASE_PIOE 0xfffffa00
#define ATMEL_BASE_PMC 0xfffffc00
#define ATMEL_BASE_RSTC 0xfffffd00
#define ATMEL_BASE_SHDWC 0xfffffd10
#define ATMEL_BASE_RTT0 0xfffffd20
#define ATMEL_BASE_PIT 0xfffffd30
#define ATMEL_BASE_WDT 0xfffffd40
#define ATMEL_BASE_RTT1 0xfffffd50
#define ATMEL_BASE_GPBR 0xfffffd60
/*
* Internal Memory.
*/
#define ATMEL_BASE_SRAM0 0x00300000 /* Internal SRAM 0 */
#define ATMEL_BASE_ROM 0x00400000 /* Internal ROM */
#define ATMEL_BASE_SRAM1 0x00500000 /* Internal SRAM 1 */
#define ATMEL_BASE_LCDC 0x00700000 /* LCD Controller */
#define ATMEL_BASE_DMAC 0x00800000 /* DMA Controller */
#define ATMEL_BASE_UHP 0x00a00000 /* USB Host controller */
/*
* External memory
*/
#define ATMEL_BASE_CS0 0x10000000 /* typically NOR */
#define ATMEL_BASE_CS1 0x20000000 /* SDRAM */
#define ATMEL_BASE_CS2 0x30000000
#define ATMEL_BASE_CS3 0x40000000 /* typically NAND */
#define ATMEL_BASE_CS4 0x50000000
#define ATMEL_BASE_CS5 0x60000000
#define ATMEL_BASE_CS6 0x70000000
#define ATMEL_BASE_CS7 0x80000000
/*
* Other misc defines
*/
#define ATMEL_PIO_PORTS 5 /* this SoCs has 5 PIO */
#define ATMEL_BASE_PIO ATMEL_BASE_PIOA
#define ATMEL_PMC_UHP AT91SAM926x_PMC_UHP
/*
* Cpu Name
*/
#define ATMEL_CPU_NAME "AT91SAM9263"
#endif
|
