blob: dc0a088ecb8bb37d83c8143dce7042d8fc2b72f9 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
|
/*
* Imagination Technologies MIPSfpga platform code
*
* Copyright (C) 2016, Imagination Technologies Ltd.
*
* Zubair Lutfullah Kakakhel <Zubair.Kakakhel@imgtec.com>
*
* SPDX-License-Identifier: GPL-2.0+
*
*/
#include <common.h>
/* initialize the DDR Controller and PHY */
phys_size_t initdram(void)
{
/* MIG IP block is smart and doesn't need SW
* to do any init */
return CONFIG_SYS_SDRAM_SIZE; /* in bytes */
}
|
