1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
|
##==========================================================================
##
## hal_cortexm_kinetis_twr_k40x256.cdl
##
## Cortex-M Freescale TWR-K40X256 platform HAL configuration data
##
##==========================================================================
## ####ECOSGPLCOPYRIGHTBEGIN####
## -------------------------------------------
## This file is part of eCos, the Embedded Configurable Operating System.
## Copyright (C) 2011, 2012 Free Software Foundation, Inc.
##
## eCos is free software; you can redistribute it and/or modify it under
## the terms of the GNU General Public License as published by the Free
## Software Foundation; either version 2 or (at your option) any later
## version.
##
## eCos is distributed in the hope that it will be useful, but WITHOUT
## ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
## FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
## for more details.
##
## You should have received a copy of the GNU General Public License
## along with eCos; if not, write to the Free Software Foundation, Inc.,
## 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301, USA.
##
## As a special exception, if other files instantiate templates or use
## macros or inline functions from this file, or you compile this file
## and link it with other works to produce a work based on this file,
## this file does not by itself cause the resulting work to be covered by
## the GNU General Public License. However the source code for this file
## must still be made available in accordance with section (3) of the GNU
## General Public License v2.
##
## This exception does not invalidate any other reasons why a work based
## on this file might be covered by the GNU General Public License.
## -------------------------------------------
## ####ECOSGPLCOPYRIGHTEND####
##==========================================================================
#######DESCRIPTIONBEGIN####
##
## Author(s): Ilija Kocho <ilijak@siva.com.mk>
## Date: 2011-07-05
##
######DESCRIPTIONEND####
##
##==========================================================================
cdl_package CYGPKG_HAL_CORTEXM_KINETIS_TWR_K40X256 {
display "Freescale Kinetis TWR-K40X256 Platform"
parent CYGPKG_HAL_CORTEXM_KINETIS
define_header hal_cortexm_kinetis_twr_k40x256.h
include_dir cyg/hal
doc ref/kinetis-twr-k40x256.html
hardware
requires { is_active(CYGPKG_HAL_FREESCALE_EDMA) implies
(CYGNUM_HAL_FREESCALE_EDMA_CHAN_NUM == 16) }
requires { CYGHWR_HAL_CORTEXM_KINETIS_SUBFAM == 40 }
requires { CYGHWR_HAL_CORTEXM_KINETIS_FPU == "D" }
requires { CYGHWR_HAL_CORTEXM_SYSTICK_CLK_SOURCE == "INTERNAL" }
requires { CYGOPT_HAL_CORTEXM_KINETIS_MCG_REF_EXT_IS == "XTAL" ||
CYGOPT_HAL_CORTEXM_KINETIS_MCG_REF_EXT_IS == "RTC" }
requires { CYGHWR_HAL_CORTEXM_KINETIS_FLEXNVM_DEFAULT == "X" }
requires { CYGHWR_HAL_CORTEXM_KINETIS_FLASH_NAME_DEFAULT == 256 }
requires { CYGHWR_HAL_CORTEXM_KINETIS_FLEXNVM == "X"
implies CYGHWR_HAL_KINETIS_FLEXRAM_SIZE == 4096 }
implements CYGINT_IO_SERIAL_FREESCALE_UART3
implements CYGINT_IO_FREESCALE_I2C0
implements CYGINT_IO_FREESCALE_I2C1
implements CYGINT_HAL_FREESCALE_UART3
implements CYGINT_HAL_CORTEXM_KINETIS_RTC
description "
The Freescale TWR K40X256 Platform HAL package provides
the support needed to run eCos on the TWR K40X256 development
system. This package can also be used for other boards that
employ a controller from Kinetis families."
compile twr_k40x256_misc.c
define_proc {
puts $::cdl_system_header "#define CYGBLD_HAL_PLATFORM_H <pkgconf/hal_cortexm_kinetis_twr_k40x256.h>"
puts $::cdl_header "#define HAL_PLATFORM_CPU \"Cortex-M4\""
puts $::cdl_header "#define HAL_PLATFORM_BOARD \"Freescale TWR-K40X256\""
puts $::cdl_header "#define HAL_PLATFORM_EXTRA \"\""
}
cdl_component CYG_HAL_STARTUP_ENV {
display "Startup type"
flavor data
no_define
calculated {
!CYG_HAL_STARTUP_PLF ? CYG_HAL_STARTUP :
((CYG_HAL_STARTUP_PLF == "ByVariant") ?
(CYG_HAL_STARTUP . "(Variant)") :
(CYG_HAL_STARTUP . "(Platform)"))
}
description "
Startup type configuration defines the system memory layout.
Startup type can be defined by the variant (CYG_HAL_STARTUP_VAR)
or a platform (CYG_HAL_STARTUP_PLF). If CYG_HAL_STARTUP_PLF
is defined and not equal to 'ByVariant' then it shall
override CYG_HAL_STARTUP_VAR."
}
cdl_option CYGHWR_HAL_CORTEXM_KINETIS_PLF_XTAL_OR_OSC_FREQ {
display "Platform Reference Clock Frequency"
flavor data
parent CYGOPT_HAL_CORTEXM_KINETIS_MCG_REF_EXT
active_if { CYGOPT_HAL_CORTEXM_KINETIS_MCG_REF_EXT_IS == "OSC" ||
CYGOPT_HAL_CORTEXM_KINETIS_MCG_REF_EXT_IS == "XTAL" }
default_value 8000000
legal_values { 32768 8000000 }
}
cdl_option CYGHWR_HAL_CORTEXM_KINETIS_PLF_OSC_CAP {
display "Platform requred XTAL || C \[pF\]"
flavor bool
default_value { CYGOPT_HAL_CORTEXM_KINETIS_MCG_REF_EXT_IS == "XTAL" }
parent CYGOPT_HAL_CORTEXM_KINETIS_MCG_REF_EXT
active_if { CYGOPT_HAL_CORTEXM_KINETIS_MCG_REF_EXT_IS == "XTAL" }
requires { CYGHWR_HAL_CORTEXM_KINETIS_OSC_CAP == 0 }
}
cdl_option CYGHWR_HAL_CORTEXM_KINETIS_PLF_RTC {
display "Platform requred RTC XTAL || C \[pF\]"
flavor bool
default_value 0
parent CYGHWR_HAL_CORTEXM_KINETIS_RTC
requires { CYGHWR_HAL_CORTEXM_KINETIS_RTC_OSC_CAP == 20 }
}
cdl_option CYGNUM_HAL_VIRTUAL_VECTOR_COMM_CHANNELS {
display "Number of communication channels on the board"
flavor data
legal_values 0 to 2
default_value 1
}
cdl_option CYGNUM_HAL_VIRTUAL_VECTOR_DEBUG_CHANNEL {
display "Debug serial port"
active_if CYGPRI_HAL_VIRTUAL_VECTOR_DEBUG_CHANNEL_CONFIGURABLE
flavor data
legal_values 0 to CYGNUM_HAL_VIRTUAL_VECTOR_COMM_CHANNELS-1
default_value 0
description "
The TWR board has one serial port fitted to RS232 connector.
This optionchooses which port will be used to connect to a host
running GDB."
}
cdl_option CYGNUM_HAL_VIRTUAL_VECTOR_CONSOLE_CHANNEL {
display "Diagnostic serial port"
active_if CYGPRI_HAL_VIRTUAL_VECTOR_CONSOLE_CHANNEL_CONFIGURABLE
flavor data
legal_values 0 to CYGNUM_HAL_VIRTUAL_VECTOR_COMM_CHANNELS-1
default_value 0
description "
The TWR has one serial port fitted to RS232 connector.
This option chooses which port will be used for diagnostic output."
}
cdl_option CYGNUM_HAL_VIRTUAL_VECTOR_CONSOLE_CHANNEL_BAUD {
display "Console serial port baud rate"
flavor data
legal_values 9600 19200 38400 57600 115200
default_value 38400
description "
This option controls the default baud rate used for the
console connection.
Note: this should match the value chosen for the GDB port if the
diagnostic and GDB port are the same."
}
cdl_option CYGNUM_HAL_VIRTUAL_VECTOR_DEBUG_CHANNEL_BAUD {
display "GDB serial port baud rate"
flavor data
legal_values 9600 19200 38400 57600 115200
default_value 38400
description "
This option controls the default baud rate used for the
GDB connection.
Note: this should match the value chosen for the console
port if the console and GDB port are the same."
}
cdl_component CYGHWR_DEVS_DISK_MMC_FREESCALE_DSPI_BUS {
display "MMC Disk SPI bus"
flavor data
parent CYGPKG_DEVS_DISK_MMC_FREESCALE_DSPI
calculated 1
requires CYGHWR_DEVS_SPI_FREESCALE_DSPI1 == 1
implements CYGINT_DEVS_SPI_FREESCALE_DSPI1
implements CYGINT_FREESCALE_DSPI1_HAS_MASS
cdl_option CYGHWR_DEVS_DISK_MMC_FREESCALE_DSPI_CS {
display "Device number (CS)"
flavor data
calculated 0
implements CYGINT_FREESCALE_DSPI1_CS0
}
}
cdl_component CYGHWR_HAL_DEVS_IRQ_PRIO_SCHEME {
display "Interrupt priority scheme"
flavor none
description "Consolidated interrupt priority scheme setting."
}
cdl_component CYGBLD_GLOBAL_OPTIONS {
display "Global build options"
flavor none
no_define
parent CYGPKG_NONE
description "
Global build options including control over
compiler flags, linker flags and choice of toolchain."
cdl_option CYGBLD_GLOBAL_COMMAND_PREFIX {
display "Global command prefix"
flavor data
no_define
default_value { "arm-eabi" }
description "
This option specifies the command prefix used when
invoking the build tools."
}
cdl_option CYGBLD_GLOBAL_CFLAGS {
display "Global compiler flags"
flavor data
no_define
default_value { CYGBLD_GLOBAL_WARNFLAGS . "-mcpu=cortex-m3 -mthumb -g -O2 -ffunction-sections -fdata-sections -fno-rtti -fno-exceptions" }
description "
This option controls the global compiler flags which are used to
compile all packages by default. Individual packages may define
options which override these global flags."
}
cdl_option CYGBLD_GLOBAL_LDFLAGS {
display "Global linker flags"
flavor data
no_define
default_value { "-mcpu=cortex-m3 -mthumb -Wl,--gc-sections -Wl,-static -Wl,-n -g -nostdlib" }
description "
This option controls the global linker flags. Individual
packages may define options which override these global flags."
}
}
cdl_option CYGSEM_HAL_ROM_MONITOR {
display "Behave as a ROM monitor"
flavor bool
default_value 0
parent CYGPKG_HAL_ROM_MONITOR
requires { CYG_HAL_STARTUP == "ROM" || CYG_HAL_STARTUP == "JTAG" }
requires { CYGDBG_HAL_CRCTABLE_LOCATION == "ROM" }
description "
Enable this option if this program is to be used as a
ROM monitor, i.e. applications will be loaded into RAM on the
board, and this ROM monitor may process exceptions or interrupts
generated from the application. This enables features such as
utilizing a separate interrupt stack when exceptions are generated."
}
cdl_option CYGSEM_HAL_USE_ROM_MONITOR {
display "Work with a ROM monitor"
flavor booldata
legal_values { "Generic" "GDB_stubs" }
default_value { CYG_HAL_STARTUP == "RAM" ? "GDB_stubs" : 0 }
parent CYGPKG_HAL_ROM_MONITOR
requires { CYG_HAL_STARTUP == "RAM" }
description "
Support can be enabled for different varieties of ROM monitor.
This support changes various eCos semantics such as the encoding
of diagnostic output, or the overriding of hardware interrupt
vectors.
Firstly there is \"Generic\" support which prevents the HAL
from overriding the hardware vectors that it does not use, to
instead allow an installed ROM monitor to handle them. This is
the most basic support which is likely to be common to most
implementations of ROM monitor.
\"GDB_stubs\" provides support when GDB stubs are included in
the ROM monitor or boot ROM."
}
cdl_component CYGBLD_HAL_CORTEXM_TWR_MK40X256_GDB_STUBS {
display "Create StubROM SREC and binary files"
active_if CYGBLD_BUILD_COMMON_GDB_STUBS
no_define
calculated 1
requires { CYG_HAL_STARTUP == "ROM" }
make -priority 325 {
<PREFIX>/bin/stubrom.srec : <PREFIX>/bin/gdb_module.img
$(OBJCOPY) -O srec $< $@
}
make -priority 325 {
<PREFIX>/bin/stubrom.bin : <PREFIX>/bin/gdb_module.img
$(OBJCOPY) -O binary $< $@
}
description "
This component causes the ELF image generated by the
build process to be converted to S-Record and binary
files."
}
}
|