summaryrefslogtreecommitdiff
path: root/Documentation/devicetree/bindings/arc
diff options
context:
space:
mode:
authorVineet Gupta <vgupta@synopsys.com>2015-02-02 19:23:21 +0530
committerVineet Gupta <vgupta@synopsys.com>2015-06-19 18:09:30 +0530
commit8d0d56ba24d8d0b04bc9d9a7fbd1796d8966159f (patch)
tree87dd235d9d6c2931e543bea091d5e47417a773a4 /Documentation/devicetree/bindings/arc
parent556cc1c5f528dcc87733920de17d61b6ebe8999d (diff)
ARC: [axs101] support early 8250 uart
Earlycon calculates UART clock as "BASE_BAUD * 16". In case of ARC "BASE_BAUD" is calculated dynamically in runtime, basically it is an alias to arc_early_base_baud(), which in turn just does "arc_base_baud/16". 8250 UART on AXS/SDP board uses 33.3MHz clock source which is set in "arc_base_baud" with this change. Additional compatibility string "snps,arc-sdp" is introduced as well because there're different flavours of AXS boards but they all share the same motherboard and so it's possible to re-use the same code for motherbord even if CPU daughterboard changes. Signed-off-by: Vineet Gupta <vgupta@synopsys.com>
Diffstat (limited to 'Documentation/devicetree/bindings/arc')
-rw-r--r--Documentation/devicetree/bindings/arc/axs101.txt2
1 files changed, 1 insertions, 1 deletions
diff --git a/Documentation/devicetree/bindings/arc/axs101.txt b/Documentation/devicetree/bindings/arc/axs101.txt
index 568aa5f74de2..48290d5178b5 100644
--- a/Documentation/devicetree/bindings/arc/axs101.txt
+++ b/Documentation/devicetree/bindings/arc/axs101.txt
@@ -4,4 +4,4 @@ Synopsys DesignWare ARC Software Development Platforms Device Tree Bindings
SDP Main Board with an AXC001 CPU Card hoisting ARC700 core in silicon
Required root node properties:
- - compatible = "snps,axs101";
+ - compatible = "snps,axs101", "snps,arc-sdp";