summaryrefslogtreecommitdiff
path: root/scripts/git.orderFile
diff options
context:
space:
mode:
authorBinbin Zhou <zhoubinbin@loongson.cn>2026-01-17 10:56:53 +0800
committerHuacai Chen <chenhuacai@loongson.cn>2026-01-17 10:56:53 +0800
commite65df3f77ecd59d3a8647d19df82b22a6ce210a9 (patch)
tree0cad88066974cf687c45bc097356f92d1add867f /scripts/git.orderFile
parent81e8cb7e504a5adbcc48f7f954bf3c2aa9b417f8 (diff)
LoongArch: dts: loongson-2k2000: Add default interrupt controller address cells
Add missing address-cells 0 to the Local I/O, Extend I/O and PCH-PIC Interrupt Controller node to silence W=1 warning: loongson-2k2000.dtsi:364.5-49: Warning (interrupt_map): /bus@10000000/pcie@1a000000/pcie@9,0:interrupt-map: Missing property '#address-cells' in node /bus@10000000/interrupt-controller@10000000, using 0 as fallback Value '0' is correct because: 1. The LIO/EIO/PCH interrupt controller does not have children, 2. interrupt-map property (in PCI node) consists of five components and the fourth component "parent unit address", which size is defined by '#address-cells' of the node pointed to by the interrupt-parent component, is not used (=0) Cc: stable@vger.kernel.org Signed-off-by: Binbin Zhou <zhoubinbin@loongson.cn> Signed-off-by: Huacai Chen <chenhuacai@loongson.cn>
Diffstat (limited to 'scripts/git.orderFile')
0 files changed, 0 insertions, 0 deletions