summaryrefslogtreecommitdiff
path: root/tools/perf/scripts/python/bin/stackcollapse-report
diff options
context:
space:
mode:
authorAlexandre Belloni <alexandre.belloni@bootlin.com>2026-10-15 22:59:40 +0200
committerAlexandre Belloni <alexandre.belloni@bootlin.com>2026-10-15 22:59:40 +0200
commit7aedafabd3db81d92a7cffcd3db7327272be88b0 (patch)
treeff559f9b7c261b1b803e14b3af9e6f1d4f5e53e9 /tools/perf/scripts/python/bin/stackcollapse-report
parentac3c74e5a1fde5293cde88a377ccd472dfc20d63 (diff)
parent4db272ba40c09eafda1ec0a4d59c0423561c8f7a (diff)
Merge tag 'arm-soc/for-7.4/devicetree-arm64' of https://github.com/Broadcom/stblinux into soc/dt
This pull request contains Broadcom ARM64-based SoCs Device Tree changes for 7.4, please pull the following: - Peter adjust the display DT nodes status properties since it may not be used by default and therefore that must be done at the board level. He also adds the ARM PMU, thermal monitor (TMON), USB OTG nodes. - Gregor adds the 2712D0 stepping compatible string because there is a need to differientate the D0 stepping to avoid crashes on boot when an incorrect DTB is selected. He also adds the SPI controller to the RP1 southbridge chip - Stanimir adds the RP1 PWM node - Daniel adds the GPU IOMMU and IOMMU cache nodes to the 2712 DTS * tag 'arm-soc/for-7.4/devicetree-arm64' of https://github.com/Broadcom/stblinux: arm64: dts: broadcom: bcm2712: Add GPU IOMMU and IOMMU cache nodes arm64: dts: broadcom: rpi-5: Add RP1 PWM node arm64: dts: broadcom: bcm2712-rpi-5-b: add spi0 interface arm64: dts: broadcom: bcm2712: Add USB OTG port arm64: dts: broadcom: bcm2712: Add thermal monitor arm64: dts: broadcom: bcm2712: add arm PMU arm64: dts: broadcom: rp1: add spi controller arm64: dts: broadcom: bcm2712-d-rpi-5-b: add compatible dt-bindings: arm: bcm2835: Add 2712-d0 Stepping arm64: dts: broadcom: bcm2712: adjust display status Signed-off-by: Alexandre Belloni <alexandre.belloni@bootlin.com>
Diffstat (limited to 'tools/perf/scripts/python/bin/stackcollapse-report')
0 files changed, 0 insertions, 0 deletions