diff options
| author | Conor Dooley <conor.dooley@microchip.com> | 2026-04-30 11:10:19 +0100 |
|---|---|---|
| committer | Mark Brown <broonie@kernel.org> | 2026-05-04 22:23:01 +0900 |
| commit | eb56deaabf127e8985fc91fa6c97bf8a3b062844 (patch) | |
| tree | 9942e99ccab665e897d888d2266381bf456e588c /tools/perf/scripts/python/mem-phys-addr.py | |
| parent | 7672749e1496215e8683ce57cf323119033954cf (diff) | |
spi: microchip-core-qspi: don't attempt to transmit during emulated read-only dual/quad operations
The core will deal with reads by creating clock cycles itself, there's
no need to generate clock cycles by transmitting garbage data at the
driver level. Further, transmitting garbage data just bricks the transfer
since QSPI doesn't have a dedicated master-out line like MOSI in regular
SPI. I'm not entirely sure if the transfer is bricked because of the
garbage data being transmitted on the bus or because the core loses
track of whether it is supposed to be sending or receiving data.
Fixes: 8f9cf02c88528 ("spi: microchip-core-qspi: Add regular transfers")
CC: stable@vger.kernel.org
Signed-off-by: Conor Dooley <conor.dooley@microchip.com>
Link: https://patch.msgid.link/20260430-freezing-saloon-95b1f3d9dad0@spud
Signed-off-by: Mark Brown <broonie@kernel.org>
Diffstat (limited to 'tools/perf/scripts/python/mem-phys-addr.py')
0 files changed, 0 insertions, 0 deletions
