summaryrefslogtreecommitdiff
path: root/drivers/gpu/drm/nouveau/nvkm/engine/device/base.c
diff options
context:
space:
mode:
Diffstat (limited to 'drivers/gpu/drm/nouveau/nvkm/engine/device/base.c')
-rw-r--r--drivers/gpu/drm/nouveau/nvkm/engine/device/base.c54
1 files changed, 27 insertions, 27 deletions
diff --git a/drivers/gpu/drm/nouveau/nvkm/engine/device/base.c b/drivers/gpu/drm/nouveau/nvkm/engine/device/base.c
index 302122c059b5..48cc06372c9c 100644
--- a/drivers/gpu/drm/nouveau/nvkm/engine/device/base.c
+++ b/drivers/gpu/drm/nouveau/nvkm/engine/device/base.c
@@ -381,7 +381,7 @@ nv31_chipset = {
.dma = nv04_dma_new,
.fifo = nv17_fifo_new,
.gr = nv30_gr_new,
-// .mpeg = nv31_mpeg_new,
+ .mpeg = nv31_mpeg_new,
.sw = nv10_sw_new,
};
@@ -403,7 +403,7 @@ nv34_chipset = {
.dma = nv04_dma_new,
.fifo = nv17_fifo_new,
.gr = nv34_gr_new,
-// .mpeg = nv31_mpeg_new,
+ .mpeg = nv31_mpeg_new,
.sw = nv10_sw_new,
};
@@ -446,7 +446,7 @@ nv36_chipset = {
.dma = nv04_dma_new,
.fifo = nv17_fifo_new,
.gr = nv35_gr_new,
-// .mpeg = nv31_mpeg_new,
+ .mpeg = nv31_mpeg_new,
.sw = nv10_sw_new,
};
@@ -470,7 +470,7 @@ nv40_chipset = {
.dma = nv04_dma_new,
.fifo = nv40_fifo_new,
.gr = nv40_gr_new,
-// .mpeg = nv40_mpeg_new,
+ .mpeg = nv40_mpeg_new,
.pm = nv40_pm_new,
.sw = nv10_sw_new,
};
@@ -495,7 +495,7 @@ nv41_chipset = {
.dma = nv04_dma_new,
.fifo = nv40_fifo_new,
.gr = nv40_gr_new,
-// .mpeg = nv40_mpeg_new,
+ .mpeg = nv40_mpeg_new,
.pm = nv40_pm_new,
.sw = nv10_sw_new,
};
@@ -520,7 +520,7 @@ nv42_chipset = {
.dma = nv04_dma_new,
.fifo = nv40_fifo_new,
.gr = nv40_gr_new,
-// .mpeg = nv40_mpeg_new,
+ .mpeg = nv40_mpeg_new,
.pm = nv40_pm_new,
.sw = nv10_sw_new,
};
@@ -545,7 +545,7 @@ nv43_chipset = {
.dma = nv04_dma_new,
.fifo = nv40_fifo_new,
.gr = nv40_gr_new,
-// .mpeg = nv40_mpeg_new,
+ .mpeg = nv40_mpeg_new,
.pm = nv40_pm_new,
.sw = nv10_sw_new,
};
@@ -570,7 +570,7 @@ nv44_chipset = {
.dma = nv04_dma_new,
.fifo = nv40_fifo_new,
.gr = nv44_gr_new,
-// .mpeg = nv44_mpeg_new,
+ .mpeg = nv44_mpeg_new,
.pm = nv40_pm_new,
.sw = nv10_sw_new,
};
@@ -595,7 +595,7 @@ nv45_chipset = {
.dma = nv04_dma_new,
.fifo = nv40_fifo_new,
.gr = nv40_gr_new,
-// .mpeg = nv44_mpeg_new,
+ .mpeg = nv44_mpeg_new,
.pm = nv40_pm_new,
.sw = nv10_sw_new,
};
@@ -620,7 +620,7 @@ nv46_chipset = {
.dma = nv04_dma_new,
.fifo = nv40_fifo_new,
.gr = nv44_gr_new,
-// .mpeg = nv44_mpeg_new,
+ .mpeg = nv44_mpeg_new,
.pm = nv40_pm_new,
.sw = nv10_sw_new,
};
@@ -645,7 +645,7 @@ nv47_chipset = {
.dma = nv04_dma_new,
.fifo = nv40_fifo_new,
.gr = nv40_gr_new,
-// .mpeg = nv44_mpeg_new,
+ .mpeg = nv44_mpeg_new,
.pm = nv40_pm_new,
.sw = nv10_sw_new,
};
@@ -670,7 +670,7 @@ nv49_chipset = {
.dma = nv04_dma_new,
.fifo = nv40_fifo_new,
.gr = nv40_gr_new,
-// .mpeg = nv44_mpeg_new,
+ .mpeg = nv44_mpeg_new,
.pm = nv40_pm_new,
.sw = nv10_sw_new,
};
@@ -695,7 +695,7 @@ nv4a_chipset = {
.dma = nv04_dma_new,
.fifo = nv40_fifo_new,
.gr = nv44_gr_new,
-// .mpeg = nv44_mpeg_new,
+ .mpeg = nv44_mpeg_new,
.pm = nv40_pm_new,
.sw = nv10_sw_new,
};
@@ -720,7 +720,7 @@ nv4b_chipset = {
.dma = nv04_dma_new,
.fifo = nv40_fifo_new,
.gr = nv40_gr_new,
-// .mpeg = nv44_mpeg_new,
+ .mpeg = nv44_mpeg_new,
.pm = nv40_pm_new,
.sw = nv10_sw_new,
};
@@ -745,7 +745,7 @@ nv4c_chipset = {
.dma = nv04_dma_new,
.fifo = nv40_fifo_new,
.gr = nv44_gr_new,
-// .mpeg = nv44_mpeg_new,
+ .mpeg = nv44_mpeg_new,
.pm = nv40_pm_new,
.sw = nv10_sw_new,
};
@@ -770,7 +770,7 @@ nv4e_chipset = {
.dma = nv04_dma_new,
.fifo = nv40_fifo_new,
.gr = nv44_gr_new,
-// .mpeg = nv44_mpeg_new,
+ .mpeg = nv44_mpeg_new,
.pm = nv40_pm_new,
.sw = nv10_sw_new,
};
@@ -798,7 +798,7 @@ nv50_chipset = {
.dma = nv50_dma_new,
.fifo = nv50_fifo_new,
.gr = nv50_gr_new,
-// .mpeg = nv50_mpeg_new,
+ .mpeg = nv50_mpeg_new,
.pm = nv50_pm_new,
.sw = nv50_sw_new,
};
@@ -823,7 +823,7 @@ nv63_chipset = {
.dma = nv04_dma_new,
.fifo = nv40_fifo_new,
.gr = nv44_gr_new,
-// .mpeg = nv44_mpeg_new,
+ .mpeg = nv44_mpeg_new,
.pm = nv40_pm_new,
.sw = nv10_sw_new,
};
@@ -848,7 +848,7 @@ nv67_chipset = {
.dma = nv04_dma_new,
.fifo = nv40_fifo_new,
.gr = nv44_gr_new,
-// .mpeg = nv44_mpeg_new,
+ .mpeg = nv44_mpeg_new,
.pm = nv40_pm_new,
.sw = nv10_sw_new,
};
@@ -873,7 +873,7 @@ nv68_chipset = {
.dma = nv04_dma_new,
.fifo = nv40_fifo_new,
.gr = nv44_gr_new,
-// .mpeg = nv44_mpeg_new,
+ .mpeg = nv44_mpeg_new,
.pm = nv40_pm_new,
.sw = nv10_sw_new,
};
@@ -903,7 +903,7 @@ nv84_chipset = {
.dma = nv50_dma_new,
.fifo = g84_fifo_new,
.gr = g84_gr_new,
-// .mpeg = g84_mpeg_new,
+ .mpeg = g84_mpeg_new,
.pm = g84_pm_new,
.sw = nv50_sw_new,
.vp = g84_vp_new,
@@ -934,7 +934,7 @@ nv86_chipset = {
.dma = nv50_dma_new,
.fifo = g84_fifo_new,
.gr = g84_gr_new,
-// .mpeg = g84_mpeg_new,
+ .mpeg = g84_mpeg_new,
.pm = g84_pm_new,
.sw = nv50_sw_new,
.vp = g84_vp_new,
@@ -965,7 +965,7 @@ nv92_chipset = {
.dma = nv50_dma_new,
.fifo = g84_fifo_new,
.gr = g84_gr_new,
-// .mpeg = g84_mpeg_new,
+ .mpeg = g84_mpeg_new,
.pm = g84_pm_new,
.sw = nv50_sw_new,
.vp = g84_vp_new,
@@ -996,7 +996,7 @@ nv94_chipset = {
.dma = nv50_dma_new,
.fifo = g84_fifo_new,
.gr = g84_gr_new,
-// .mpeg = g84_mpeg_new,
+ .mpeg = g84_mpeg_new,
.pm = g84_pm_new,
.sw = nv50_sw_new,
.vp = g84_vp_new,
@@ -1025,7 +1025,7 @@ nv96_chipset = {
.fifo = g84_fifo_new,
.gr = g84_gr_new,
.gr = nv50_gr_new,
-// .mpeg = g84_mpeg_new,
+ .mpeg = g84_mpeg_new,
.vp = g84_vp_new,
.cipher = g84_cipher_new,
.bsp = g84_bsp_new,
@@ -1089,7 +1089,7 @@ nva0_chipset = {
.dma = nv50_dma_new,
.fifo = g84_fifo_new,
.gr = gt200_gr_new,
-// .mpeg = g84_mpeg_new,
+ .mpeg = g84_mpeg_new,
.pm = gt200_pm_new,
.sw = nv50_sw_new,
.vp = g84_vp_new,
@@ -1120,7 +1120,7 @@ nva3_chipset = {
.dma = nv50_dma_new,
.fifo = g84_fifo_new,
.gr = gt215_gr_new,
-// .mpeg = g84_mpeg_new,
+ .mpeg = g84_mpeg_new,
.mspdec = gt215_mspdec_new,
.msppp = gt215_msppp_new,
.msvld = gt215_msvld_new,