summaryrefslogtreecommitdiff
path: root/arch/mips/mm
AgeCommit message (Expand)Author
2016-08-20MIPS: mm: Fix definition of R6 cache instructionMatt Redfearn
2016-06-07MIPS: Sync icache & dcache in set_pte_atPaul Burton
2016-06-07MIPS: Handle highmem pages in __update_cachePaul Burton
2016-06-07MIPS: Flush highmem pages in __flush_dcache_pagePaul Burton
2016-03-09MIPS: scache: Fix scache init with invalid line size.Govindraj Raja
2016-03-03MIPS: Fix some missing CONFIG_CPU_MIPSR6 #ifdefsHuacai Chen
2015-12-12MIPS: fix DMA contiguous allocationQais Yousef
2015-11-15Merge branch 'upstream' of git://git.linux-mips.org/pub/scm/ralf/upstream-linusLinus Torvalds
2015-11-11MIPS: Extend hardware table walking support to MIPS64Paul Burton
2015-11-11MIPS: tlbex: Avoid placing software PTE bits in Entry* PFN fieldsPaul Burton
2015-11-11MIPS: tlbex: Share MIPS32 32 bit phys & MIPS64 64 bit phys codePaul Burton
2015-11-11MIPS: tlbex: Remove some RIXI redundancyPaul Burton
2015-11-11MIPS: tlbex: Stop open-coding build_convert_pte_to_entryloPaul Burton
2015-11-09kmap_atomic_to_page() has no users, remove itNicolas Pitre
2015-10-26MIPS: Allow L2 prefetch to be configured via debugfsPaul Burton
2015-10-26MIPS: Enable L2 prefetching for CM >= 2.5Paul Burton
2015-10-26MIPS: Remove invalid checkAndrzej Hajda
2015-09-30MIPS: dma-default: Fix 32-bit fall back to GFP_DMAJames Hogan
2015-09-27MIPS: Initialise MAARs on secondary CPUsPaul Burton
2015-09-27MIPS: print MAAR configuration during bootPaul Burton
2015-09-27MIPS: mm: compile maar_init unconditionallyPaul Burton
2015-09-10dma-mapping: consolidate dma_{alloc,free}_noncoherentChristoph Hellwig
2015-09-10dma-mapping: consolidate dma_{alloc,free}_{attrs,coherent}Christoph Hellwig
2015-09-03MIPS: Set trap_no field in thread_struct on exception.Ralf Baechle
2015-09-03MIPS: Add implementation of dma_map_ops.mmap()Alex Smith
2015-09-03MIPS: Refactor dumping of TLB registers for r3k/r4kJames Hogan
2015-09-03MIPS: mm: default platform_maar_init using bootmem dataPaul Burton
2015-08-26MIPS: Add platform callback before initializing the L2 cacheMarkos Chandras
2015-08-26MIPS: CM3: Add support for CM3 L2 cache.Paul Burton
2015-08-26MIPS: Add cases for CPU_I6400Markos Chandras
2015-08-03MIPS: Partially disable RIXI support.Ralf Baechle
2015-08-03MIPS: Handle page faults of executable but unreadable pages correctly.Ralf Baechle
2015-07-10MIPS: c-r4k: Extend way_string arrayPaul Burton
2015-07-10MIPS: c-r4k: Fix cache flushing for MT coresMarkos Chandras
2015-06-27Merge branch 'upstream' of git://git.linux-mips.org/pub/scm/ralf/upstream-linusLinus Torvalds
2015-06-24mm/hugetlb: reduce arch dependent code about huge_pmd_unshareZhang Zhen
2015-06-22Merge branch 'sched-core-for-linus' of git://git.kernel.org/pub/scm/linux/ker...Linus Torvalds
2015-06-21MIPS: use for_each_sg()Akinobu Mita
2015-06-21MIPS: tlbex: Avoid unnecessary _PAGE_PRESENT shiftsJames Hogan
2015-06-21MIPS: tlbex: Fix broken offsets on r2 without XPAJames Hogan
2015-06-21MIPS: tlbex.c: Remove new instance of __cpuinitdata that crept back inPaul Gortmaker
2015-06-21MIPS: c-r4k: Remove legacy __cpuinit section that crept inPaul Gortmaker
2015-06-21MIPS: BCM77xx: Remove legacy __cpuinit{,data} sections that crept inPaul Gortmaker
2015-06-21MIPS: tlb-r3k: Optimise a TLBWI barrier in TLB invalidationMaciej W. Rozycki
2015-06-21MIPS: tlb-r3k: Move CP0.Wired register initialisation to `tlb_init'Maciej W. Rozycki
2015-06-21MIPS: tlb-r3k: Also invalidate wired TLB entries on bootMaciej W. Rozycki
2015-06-06MIPS: c-r4k: Fix typo in probe_scache()Joshua Kinard
2015-05-19mm/fault, arch: Use pagefault_disable() to check for disabled pagefaults in t...David Hildenbrand
2015-05-19sched/preempt, mm/kmap, MIPS: Disable preemption in kmap_coherent() explicitlyDavid Hildenbrand
2015-05-19sched/preempt, mm/kmap: Explicitly disable/enable preemption in kmap_atomic_*David Hildenbrand
generated by cgit v1.2.3 (git 2.0.4) at 2024-11-14 13:36:35 +0000