summaryrefslogtreecommitdiff
path: root/drivers/clk/rockchip/clk-rk3288.c
AgeCommit message (Expand)Author
2015-02-21Merge tag 'clk-for-linus-3.20' of git://git.linaro.org/people/mike.turquette/...Linus Torvalds
2015-01-27Merge git://git.kernel.org/pub/scm/linux/kernel/git/davem/netDavid S. Miller
2015-01-27Merge tag 'v3.20-rockchip-clk1' of git://git.kernel.org/pub/scm/linux/kernel/...Michael Turquette
2015-01-22clk: rockchip: add a dummy clock for the watchdog pclk on rk3288Heiko Stuebner
2015-01-22clk: rockchip: add PVTM clocks on rk3288huang lin
2015-01-22clk: rockchip: use the clock ID for usbphy480m_srcKever Yang
2014-12-31GMAC: modify CRU config for Rockchip RK3288 SoCs integrated GMACRoger Chen
2014-12-31clk: rockchip: rk3288: Make s2r reliable by switching PLLs to slow modeDoug Anderson
2014-12-28clk: rockchip: fix rk3288 cpuclk core dividersHeiko Stuebner
2014-12-21clk: rockchip: Add CLK_SET_RATE_PARENT to sclk_uart clocksDoug Anderson
2014-11-28clk: rockchip: Add support for the mmc clock phases using the frameworkAlexandru M Stan
2014-11-28clk: rockchip: rk3288 export i2s0_clkout for use in DTSonny Rao
2014-11-26clk: rockchip: use clock ID for DMC (memory controller) on rk3288Jeff Chen
2014-11-25clk: rockchip: add ROCKCHIP_PLL_SYNC_RATE flag to some pllsHeiko Stuebner
2014-11-25clk: rockchip: add ability to specify pll-specific flagsHeiko Stuebner
2014-11-16clk: rockchip: fix clock select order for rk3288 usbphy480m_srcKever Yang
2014-11-16clk: rockchip: fix rk3288 clk_usbphy480m_gate bit location in registerKever Yang
2014-11-13clk: rockchip: ensure HCLK_VIO2_H2P and PCLK_VIO2_H2P stay enabledDmitry Torokhov
2014-11-10clk: rockchip: rk3288: add suspend and resumeChris Zhong
2014-11-04clk: rockchip: disable unused clocksKever Yang
2014-10-29clk: rockchip: change PLL setting for better clock jitterKever Yang
2014-10-20clk: rockchip: add npll to source of sclk_gpuKever Yang
2014-10-20clk: rockchip: rk3288: removing the CLK_SET_RATE_PARENT from i2s_clkoutJianqun
2014-10-20clk: rockchip: add 400MHz and 500MHz for rk3288 clock rateKever Yang
2014-10-20clk: rockchip: Add CLK_SET_RATE_PARENT to aclk_cpu_preDoug Anderson
2014-10-20clk: rockchip: fix parent for spdif_8ch_frac on rk3288Sonny Rao
2014-10-01clk: rockchip: add restart handlerHeiko Stübner
2014-10-01clk: rockchip: rk3288: i2s_frac adds flag to set parent's rateJianqun
2014-09-27clk: rockchip: switch to using the new cpuclk type for armclkHeiko Stuebner
2014-09-27clk: rockchip: make tightly bound armclk child-clocks read-onlyHeiko Stuebner
2014-09-27clk: rockchip: fix rk3288 pll status register locationJianqun
2014-09-25Merge branch 'clk-next-rockchip' into clk-nextMike Turquette
2014-09-25clk: rockchip: add clock node in PD_VIDEOKever Yang
2014-09-25clk: rockchip: use the clock id for nodes initKever Yang
2014-09-25clk: rockchip: add missing rk3288 npll rate tableHeiko Stübner
2014-09-25clk: rockchip: rk3288: fix softreset register countMark yao
2014-09-17Merge branch 'clk-fixes' into clk-nextMike Turquette
2014-09-10clk: rockchip: also protect hclk_peri as criticalHeiko Stübner
2014-09-03clk: rockchip: Fix the clocks for i2c1 and i2c2Doug Anderson
2014-09-02clk: rockchip: protect critical clocks from getting disabledHeiko Stübner
2014-07-13clk: rockchip: add clock controller for rk3288Heiko Stübner