summaryrefslogtreecommitdiff
path: root/drivers/clk
AgeCommit message (Expand)Author
2025-09-21clk: mediatek: Add MT8196 mfg clock supportLaura Nao
2025-09-21clk: mediatek: Add MT8196 mdpsys clock supportLaura Nao
2025-09-21clk: mediatek: Add MT8196 mcu clock supportLaura Nao
2025-09-21clk: mediatek: Add MT8196 I2C clock supportLaura Nao
2025-09-21clk: mediatek: Add MT8196 pextpsys clock supportLaura Nao
2025-09-21clk: mediatek: Add MT8196 ufssys clock supportLaura Nao
2025-09-21clk: mediatek: Add MT8196 peripheral clock supportLaura Nao
2025-09-21clk: mediatek: Add MT8196 vlpckgen clock supportLaura Nao
2025-09-21clk: mediatek: Add MT8196 topckgen2 clock supportLaura Nao
2025-09-21clk: mediatek: Add MT8196 topckgen clock supportLaura Nao
2025-09-21clk: mediatek: Add MT8196 apmixedsys clock supportLaura Nao
2025-09-21clk: mediatek: clk-mtk: Add MUX_DIV_GATE macroLaura Nao
2025-09-21clk: mediatek: clk-gate: Add ops for gates with HW voterLaura Nao
2025-09-21clk: mediatek: clk-gate: Refactor mtk_clk_register_gate to use mtk_gate structLaura Nao
2025-09-21clk: mediatek: clk-mux: Add ops for mux gates with HW voter and FENCLaura Nao
2025-09-21clk: mediatek: clk-mtk: Introduce mtk_clk_get_hwv_regmap()Laura Nao
2025-09-21clk: mediatek: clk-mux: Add ops for mux gates with set/clr/upd and FENCLaura Nao
2025-09-21clk: mediatek: clk-pll: Add ops for PLLs using set/clr regs and FENCLaura Nao
2025-09-21clk: mediatek: clk-pll: Add set/clr regs for shared PLL enable controlLaura Nao
2025-09-21clk: mediatek: clk-mux: Do not pass flags to clk_mux_determine_rate_flags()Chen-Yu Tsai
2025-09-21clk: mediatek: mt7622-aud: Add missing AFE_MRGIF clockAngeloGioacchino Del Regno
2025-09-21clk: mediatek: mt8195-infra_ao: Fix parent for infra_ao_hdmi_26mAngeloGioacchino Del Regno
2025-09-21clk: bcm: rpi: Maximize V3D clockMaíra Canal
2025-09-21clk: bcm: rpi: Turn firmware clock on/off when preparing/unpreparingMaíra Canal
2025-09-21clk: bcm: rpi: Add missing logs if firmware failsStefan Wahren
2025-09-19clk: spacemit: fix i2s clockTroy Mitchell
2025-09-19clk: spacemit: introduce pre-div for ddn clockTroy Mitchell
2025-09-19clk: scmi: Add duty cycle ops only when duty cycle is supportedJacky Bai
2025-09-19clk: keystone: sci-clk: use devm_kmemdup_array()Raag Jadav
2025-09-19clk: ti: am33xx: keep WKUP_DEBUGSS_CLKCTRL enabledMatthias Schiffer
2025-09-19clk: amlogic: fix recent code refactoringMarek Szyprowski
2025-09-19Merge tag 'sunxi-clk-fixes-for-6.17' of https://git.kernel.org/pub/scm/linux/...Stephen Boyd
2025-09-17ARM: at91: remove default values for PMC_PLL_ACRCristian Birsan
2025-09-17clk: at91: add ACR in all PLL settingsCristian Birsan
2025-09-17clk: at91: sam9x7: Add peripheral clock id for pmeccBalamanikandan Gunasundar
2025-09-17clk: at91: clk-master: Add check for divide by 3Ryan Wanner
2025-09-17clk: at91: clk-sam9x60-pll: force write to PLL_UPDT registerNicolas Ferre
2025-09-14clk: tegra: dfll: Add CVB tables for Tegra114Svyatoslav Ryhel
2025-09-13clk: sunxi-ng: add support for the A523/T527 MCU CCUChen-Yu Tsai
2025-09-13clk: sunxi-ng: div: support power-of-two dividersChen-Yu Tsai
2025-09-13clk: sunxi-ng: sun55i-a523-ccu: Add missing NPU module clockChen-Yu Tsai
2025-09-12clk: imx95-blk-ctl: Save/restore registers when RPM routines are calledLaurentiu Palcu
2025-09-12clk: imx95-blk-ctl: Save platform data in imx95_blk_ctl structureLaurentiu Palcu
2025-09-12clk: renesas: r9a09g05[67]: Reduce differencesGeert Uytterhoeven
2025-09-12clk: renesas: r9a09g047: Add USB3.0 clocks/resetsBiju Das
2025-09-12clk: renesas: cpg-mssr: Fix memory leak in cpg_mssr_reserved_init()Yuan CHen
2025-09-11clk: qcom: gcc-sc8280xp: drop obsolete PCIe GDSC commentJohan Hovold
2025-09-11clk: qcom: tcsrcc-x1e80100: Set the bi_tcxo as parent to eDP refclkAbel Vesa
2025-09-12clk: sunxi-ng: sun6i-rtc: Add A523 specificsChen-Yu Tsai
2025-09-11clk: renesas: r9a09g056: Add clock and reset entries for I3CLad Prabhakar