summaryrefslogtreecommitdiff
path: root/drivers/cxl/pci.c
AgeCommit message (Expand)Author
2023-04-23Merge branch 'for-6.4/cxl-poison' into for-6.4/cxlDan Williams
2023-04-23cxl/mbox: Initialize the poison stateAlison Schofield
2023-04-18cxl/pci: Use CDAT DOE mailbox created by PCI coreLukas Wunner
2023-02-14Merge branch 'for-6.3/cxl' into cxl/nextDan Williams
2023-02-14cxl: add RAS status unmasking for CXLDave Jiang
2023-02-14cxl: remove unnecessary calling of pci_enable_pcie_error_reporting()Dave Jiang
2023-01-30cxl/pci: Fix irq oneshot expectationsDan Williams
2023-01-30cxl/pci: Set the device timestampJonathan Cameron
2023-01-26cxl/mem: Wire up event interruptsDavidlohr Bueso
2023-01-26cxl/mem: Read, trace, and clear events on driver loadIra Weiny
2023-01-24cxl/pci: Show opcode in debug messages when sending a commandRobert Richter
2023-01-04cxl/pci: Move tracepoint definitions to drivers/cxl/core/Dan Williams
2022-12-06cxl/pci: Remove endian confusionDan Williams
2022-12-06cxl/pci: Add some type-safety to the AER trace pointsDan Williams
2022-12-05Merge branch 'for-6.2/cxl-aer' into for-6.2/cxlDan Williams
2022-12-05cxl/port: Add RCD endpoint port enumerationDan Williams
2022-12-03cxl/pci: Add callback to log AER correctable errorDave Jiang
2022-12-03cxl/pci: Add (hopeful) error handling supportDan Williams
2022-12-03cxl/pci: add tracepoint events for CXL RASDave Jiang
2022-12-03cxl/pci: Find and map the RAS Capability StructureDan Williams
2022-12-03cxl/core/regs: Make cxl_map_{component, device}_regs() device genericDan Williams
2022-12-03cxl/pci: Kill cxl_map_regs()Dan Williams
2022-12-02cxl/pmem: Refactor nvdimm device registration, delete the workqueueDan Williams
2022-11-14cxl/doe: Request exclusive DOE accessIra Weiny
2022-07-19cxl/pci: Create PCI DOE mailbox's for memory devicesIra Weiny
2022-07-09cxl/mem: Convert partition-info to resourcesDan Williams
2022-05-19cxl/mem: Consolidate CXL DVSEC Range enumeration in the coreDan Williams
2022-05-19cxl/pci: Move cxl_await_media_ready() to the coreDan Williams
2022-05-19cxl/pci: Drop wait_for_valid() from cxl_await_media_ready()Dan Williams
2022-05-19cxl/pci: Consolidate wait_for_media() and wait_for_media_ready()Dan Williams
2022-04-12cxl/pci: Make cxl_dvsec_ranges() failure not fatal to cxl_pciDan Williams
2022-04-12cxl/pci: Add debug for DVSEC range init failuresDan Williams
2022-04-12cxl/mbox: Use new return_code handlingDavidlohr Bueso
2022-04-12cxl/mbox: Improve handling of mbox_cmd hw return codesDavidlohr Bueso
2022-04-12cxl/pci: Use CXL_MBOX_SUCCESS to check against mbox_cmd return codeDavidlohr Bueso
2022-04-08cxl/pci: Drop shadowed variableDan Williams
2022-02-08cxl/pci: Emit device serial numberDan Williams
2022-02-08cxl/pci: Implement wait for media activeBen Widawsky
2022-02-08cxl/pci: Retrieve CXL DVSEC memory infoBen Widawsky
2022-02-08cxl/pci: Cache device DVSEC offsetBen Widawsky
2022-02-08cxl/pci: Store component register base in cxldsBen Widawsky
2022-02-08cxl/pci: Rename pci.h to cxlpci.hDan Williams
2022-02-08cxl/acpi: Map component registers for Root PortsBen Widawsky
2022-02-08cxl: Flesh out register namesBen Widawsky
2022-02-08cxl/pci: Defer mailbox status checks to command timeoutsDan Williams
2022-02-08cxl/pci: Implement Interface Ready TimeoutBen Widawsky
2021-11-15cxl/memdev: Change cxl_mem to a more descriptive nameIra Weiny
2021-10-29cxl/pci: Use pci core's DVSEC functionalityBen Widawsky
2021-10-29cxl/pci: Split cxl_pci_setup_regs()Ben Widawsky
2021-10-29cxl/pci: Add @base to cxl_register_mapDan Williams
generated by cgit v1.2.3 (git 2.0.4) at 2026-02-23 04:48:26 +0000