summaryrefslogtreecommitdiff
path: root/drivers/gpu/drm/i915/display/intel_vrr.c
AgeCommit message (Expand)Author
2024-10-16drm/i915/vrr: Split vrr-compute-config in two phasesAnimesh Manna
2024-10-16drm/i915/vrr: Add helper to check if vrr possibleMitul Golani
2024-08-23drm/i915/vrr: convert to struct intel_displayJani Nikula
2024-07-09drm/i915/display: Cache adpative sync caps to use it laterMitul Golani
2024-06-24drm/i915/display: Consider adjusted_pixel_rate to be u64Mitul Golani
2024-06-17drm/i915/display: Update calculation to avoid overflowMitul Golani
2024-06-13drm/i915/display: Send vrr vsync params whne vrr is enabledMitul Golani
2024-06-12drm/i915: Rename all bigjoiner to joinerStanislav Lisovskiy
2024-06-11drm/i915: Compute CMRR and calculate vtotalMitul Golani
2024-06-11drm/i915/display: Compute vrr vsync paramsMitul Golani
2024-06-11drm/i915: Update trans_vrr_ctl flag when cmrr is computedMitul Golani
2024-06-11drm/i915: Define and compute Transcoder CMRR registersMitul Golani
2024-06-11drm/i915: Separate VRR related register definitionsMitul Golani
2024-05-10drm/i915: pass dev_priv explicitly to TRANS_VRR_VSYNCJani Nikula
2024-05-10drm/i915: pass dev_priv explicitly to TRANS_PUSHJani Nikula
2024-05-10drm/i915: pass dev_priv explicitly to TRANS_VRR_FLIPLINEJani Nikula
2024-05-10drm/i915: pass dev_priv explicitly to TRANS_VRR_STATUSJani Nikula
2024-05-10drm/i915: pass dev_priv explicitly to TRANS_VRR_VMINJani Nikula
2024-05-10drm/i915: pass dev_priv explicitly to TRANS_VRR_VMAXJani Nikula
2024-05-10drm/i915: pass dev_priv explicitly to TRANS_VRR_CTLJani Nikula
2024-04-08drm/i915/vrr: Disable VRR when using bigjoinerVille Syrjälä
2024-04-04drm/i915/display: Compute vrr_vsync paramsMitul Golani
2024-03-07drm/i915/vrr: Generate VRR "safe window" for DSBVille Syrjälä
2023-09-20drm/i915: Implement transcoder LRR for TGL+Ville Syrjälä
2023-09-20drm/i915: Validate that the timings are within the VRR rangeVille Syrjälä
2023-09-20drm/i915: Relocate is_in_vrr_range()Ville Syrjälä
2023-04-12drm/i915/vrr: Relocate VRR enable/disableVille Syrjälä
2023-04-12drm/i915/vrr: Make delayed vblank operational in VRR mode on adl/dg2Ville Syrjälä
2023-04-12drm/i915/vrr: Eliminate redundant function argumentsVille Syrjälä
2023-03-01drm/i915/vrr: Fix "window2" handlingVille Syrjälä
2022-12-08drm/i915/vrr: Be more careful with the bits in TRANS_VRR_CTLVille Syrjälä
2022-12-08drm/i915/vrr: Fix guardband/vblank exit length calculation for adl+Ville Syrjälä
2022-12-08drm/i915/vrr: Make registers latch in a consitent place on icl/tglVille Syrjälä
2022-11-11drm/i915: stop including i915_irq.h from i915_trace.hJani Nikula
2022-08-29drm/i915/vrr: drop window2_delay member from i915Jani Nikula
2022-06-01drm/i915: Parse VRR capability from VBTVille Syrjälä
2022-05-27drm/i915: Pass intel_connector to intel_vrr_is_capable()Ville Syrjälä
2022-03-04drm/i915: Move framestart_delay to crtc_stateVille Syrjälä
2021-11-18drm/i915: Fix framestart_delay commens in VRR codeVille Syrjälä
2021-11-18drm/i915: Do vblank evasion correctly if vrr push has already been sentVille Syrjälä
2021-05-26drm/i915/xelpd: Add VRR guardband for VRR CTLManasi Navare
2021-05-05drm/i915: Don't include intel_de.h from intel_display_types.hVille Syrjälä
2021-01-25drm/i915: Fix vblank timestamps with VRRVille Syrjälä
2021-01-25drm/i915/display: Helpers for VRR vblank min and max startVille Syrjälä
2021-01-25drm/i915/display: Add HW state readout for VRRManasi Navare
2021-01-25drm/i915/display/vrr: Disable VRR in modeset disable pathManasi Navare
2021-01-25drm/i915/display/vrr: Send VRR push to flip the frameManasi Navare
2021-01-25drm/i915/display/vrr: Configure and enable VRR in modeset enableManasi Navare
2021-01-25drm/i915/display/dp: Compute VRR state in atomic_checkManasi Navare
2021-01-25drm/i915/display/dp: Attach and set drm connector VRR propertyAditya Swarup
generated by cgit v1.2.3 (git 2.0.4) at 2025-11-05 18:56:51 +0000