summaryrefslogtreecommitdiff
path: root/drivers/gpu/drm/i915/intel_pm.c
AgeCommit message (Expand)Author
2013-10-18drm/i915: fix rps.vlv_work initializationImre Deak
2013-10-18drm/i915/hsw: Disable L3 caching of atomic memory operations.Francisco Jerez
2013-08-07drm/i915: update last_vblank when disabling the power wellPaulo Zanoni
2013-07-31drm/i915: fix missed hunk after GT access breakageBen Widawsky
2013-07-25drm/i915: initialize gt_lock early with other spin locksJani Nikula
2013-07-21drm/i915: fix up gt init sequence falloutDaniel Vetter
2013-07-17drm/i915: fix long-standing SNB regression in power consumption after resume v2Konstantin Khlebnikov
2013-07-10Partially revert "drm/i915: unconditionally use mt forcewake on hsw/ivb"Guenter Roeck
2013-07-01drm/i915: Don't increase the GPU frequency from the delayed VLV rps timerVille Syrjälä
2013-07-01drm/i915: GEN6_RP_INTERRUPT_LIMITS doesn't seem to exist on VLVVille Syrjälä
2013-07-01drm/i915: Don't wait for Punit after each freq change on VLVVille Syrjälä
2013-07-01drm/i915: Clean up VLV rps code a bitVille Syrjälä
2013-07-01drm/i915: Remove duplicated WaForceL3Serialization:vlvVille Syrjälä
2013-06-13drm/i915: Try harder to disable trickle feed on VLVVille Syrjälä
2013-06-07drm/i915: WA: FBC Render Nuke.Rodrigo Vivi
2013-06-07drm/i915: Refactor ctg+ trickle feed disableVille Syrjälä
2013-06-07drm/i915: Disable trickle feed in ironlake_init_clock_gating()Ville Syrjälä
2013-06-07drm/i915: Disable trickle feed via MI_ARB_STATE for the gen4Ville Syrjälä
2013-06-07drm/i915: Disable primary plane trickle feed for g4xVille Syrjälä
2013-06-06i915/drm: Add private api for power well usageWang Xingchao
2013-06-06drm/i915: update FBC maximum fb sizesPaulo Zanoni
2013-06-05drm/i915: Fix DSPCLK_GATE_D for VLVVille Syrjälä
2013-06-05drm/i915: VLV doesn't have the ILK+ style LP watermark registersVille Syrjälä
2013-06-04drm/i915: store adjusted dotclock in adjusted_mode->clockDaniel Vetter
2013-05-31drm/i915: make PM interrupt writes non-destructiveBen Widawsky
2013-05-31drm/i915: Add PM regs to pre/post installBen Widawsky
2013-05-31drm/i915: add support for 5/6 data buffer partitioning on HaswellPaulo Zanoni
2013-05-31drm/i915: properly set HSW WM_LP watermarksPaulo Zanoni
2013-05-31drm/i915: properly set HSW WM_PIPE registersPaulo Zanoni
2013-05-31drm/i915: add haswell_update_sprite_wmPaulo Zanoni
2013-05-31drm/i915: add "enable" argument to intel_update_sprite_watermarksPaulo Zanoni
2013-05-23drm/i915: change VLV IOSF sideband accessors to not return error codeJani Nikula
2013-05-23drm/i915: rename VLV IOSF sideband functions logicallyJani Nikula
2013-05-23drm/i915: group sideband register accessors to a new fileJani Nikula
2013-05-23drm/i915: set FORCE_ARB_IDLE_PLANES workaroundPaulo Zanoni
2013-05-21drm/i915: MCH_SSKPD is a 64 bit register on HaswellPaulo Zanoni
2013-05-21drm/i915: set the IPS linetime watermarkPaulo Zanoni
2013-05-21drm/i915: fix haswell linetime watermarks calculationPaulo Zanoni
2013-05-21drm/i915: use the mode->htotal to calculate linetime watermarksPaulo Zanoni
2013-05-21drm/i915: remove intel_update_linetime_watermarksPaulo Zanoni
2013-05-21Merge tag 'v3.10-rc2' into drm-intel-next-queuedDaniel Vetter
2013-05-10drm/i915: implement WADPOClockGatingDisable for LPTPaulo Zanoni
2013-05-10drm/i915: Add missing platform tags to FBC workaround commentsDamien Lespiau
2013-05-10drm/i915: HSW FBC WaFbcDisableDpfcClockGatingRodrigo Vivi
2013-05-10drm/i915: HSW FBC WaFbcAsynchFlipDisableFbcQueueRodrigo Vivi
2013-05-10drm/i915: Enable FBC at Haswell.Rodrigo Vivi
2013-05-10drm/i915: IVB FBC WaFbcDisableDpfcClockGatingRodrigo Vivi
2013-05-10drm/i915: IVB FBC WaFbcAsynchFlipDisableFbcQueueRodrigo Vivi
2013-05-10drm/i915: Add support for FBC on Ivybridge.Rodrigo Vivi
2013-05-10drm/i915: Organize VBT stuff inside drm_i915_privateRodrigo Vivi
generated by cgit v1.2.3 (git 2.0.4) at 2025-08-07 03:26:13 +0000