summaryrefslogtreecommitdiff
path: root/tools/testing/cxl/Kbuild
AgeCommit message (Expand)Author
2025-09-18cxl/test: Adjust the mock version of devm_cxl_switch_port_decoders_setup()Dave Jiang
2025-09-18cxl/test: Add mock version of devm_cxl_add_dport_by_dev()Dave Jiang
2025-09-18cxl/test: Refactor decoder setup to reduce cxl_test burdenDave Jiang
2025-07-15cxl: Remove core/acpi.c and cxl core dependency on ACPIRobert Richter
2025-05-23cxl/edac: Add CXL memory device patrol scrub control featureShiju Jose
2025-03-17Merge branch 'for-6.15/features' into cxl-for-nextDave Jiang
2025-03-14Merge branch 'for-6.15/extended-linear-cache' into cxl-for-next2Dave Jiang
2025-03-14acpi/ghes, cxl/pci: Process CXL CPER Protocol ErrorsSmita Koralahalli
2025-02-26cxl: Add mce notifier to emit aliased address for extended linear cacheDave Jiang
2025-02-26acpi/hmat / cxl: Add extended linear cache support for CXLDave Jiang
2025-02-26cxl: Add Get Supported Features command for kernel usageDave Jiang
2024-09-03cxl/pci: Rename cxl_setup_parent_dport() and cxl_dport_map_regs()Li Ming
2024-08-09cxl/test: Skip cxl_setup_parent_dport() for emulated dportsLi Ming
2024-02-16cxl/test: Add support for qos_class checkingDave Jiang
2024-01-22tools/testing/cxl: Disable "missing prototypes / declarations" warningsDan Williams
2023-12-22cxl: Add callback to parse the DSMAS subtables from CDATDave Jiang
2023-12-04cxl: Add cxl_num_decoders_committed() usage to cxl_testDave Jiang
2023-06-25Merge branch 'for-6.5/cxl-rch-eh' into for-6.5/cxlDan Williams
2023-06-25Merge branch 'for-6.5/cxl-perf' into for-6.5/cxlDan Williams
2023-06-25Revert "cxl/port: Enable the HDM decoder capability for switch ports"Dan Williams
2023-06-25cxl/acpi: Probe RCRB later during RCH downstream port creationRobert Richter
2023-05-30cxl/pci: Find and register CXL PMU devicesJonathan Cameron
2023-05-18cxl/port: Enable the HDM decoder capability for switch portsDan Williams
2023-02-14Merge branch 'for-6.3/cxl-rr-emu' into cxl/nextDan Williams
2023-02-14cxl/port: Export cxl_dvsec_rr_decode() to cxl_portDave Jiang
2023-01-05tools/testing/cxl: Prevent cxl_test from confusing production modulesDan Williams
2023-01-04cxl/pci: Move tracepoint definitions to drivers/cxl/core/Dan Williams
2022-12-05Merge branch 'for-6.2/cxl-security' into for-6.2/cxlDan Williams
2022-12-03cxl/acpi: Extract component registers of restricted hosts from RCRBRobert Richter
2022-11-30cxl/pmem: Introduce nvdimm_security_ops with ->get_flags() operationDave Jiang
2022-07-21cxl/region: Add region creation supportBen Widawsky
2022-05-19cxl/mem: Merge cxl_dvsec_ranges() and cxl_hdm_decode_init()Dan Williams
2022-05-19cxl/mem: Consolidate CXL DVSEC Range enumeration in the coreDan Williams
2022-05-19cxl/pci: Move cxl_await_media_ready() to the coreDan Williams
2022-02-08cxl/mem: Add the cxl_mem driverBen Widawsky
2022-02-08cxl/port: Add a driver for 'struct cxl_port' objectsBen Widawsky
2022-02-08cxl/core/hdm: Add CXL standard decoder enumeration to the coreDan Williams
2022-02-08cxl/core: Generalize dport enumeration in the coreDan Williams
2022-02-08cxl/pmem: Introduce a find_cxl_root() helperDan Williams
2022-02-08cxl/core/port: Rename bus.c to port.cDan Williams
2021-11-15cxl/test: Mock acpi_table_parse_cedt()Dan Williams
2021-09-21tools/testing/cxl: Introduce a mock memory device + driverDan Williams
2021-09-21tools/testing/cxl: Introduce a mocked-up CXL port hierarchyDan Williams
generated by cgit v1.2.3 (git 2.0.4) at 2026-01-08 03:26:45 +0000