summaryrefslogtreecommitdiff
path: root/tools/testing/cxl/test/cxl.c
AgeCommit message (Expand)Author
2022-07-25cxl/hdm: Commit decoder state to hardwareDan Williams
2022-07-21cxl/core: Define a 'struct cxl_endpoint_decoder'Dan Williams
2022-07-21cxl/core: Define a 'struct cxl_switch_decoder'Dan Williams
2022-07-10tools/testing/cxl: Fix decoder default stateDan Williams
2022-07-10tools/testing/cxl: Add partition supportDan Williams
2022-07-10tools/testing/cxl: Expand CFMWS windowsDan Williams
2022-07-10tools/testing/cxl: Move cxl_test resources to the top of memoryDan Williams
2022-07-09cxl/core: Rename ->decoder_range ->hpa_rangeDan Williams
2022-02-08tools/testing/cxl: Add a physical_node linkDan Williams
2022-02-08tools/testing/cxl: Enumerate mock decodersDan Williams
2022-02-08tools/testing/cxl: Mock one level of switchesDan Williams
2022-02-08tools/testing/cxl: Fix root port to host bridge assignmentDan Williams
2022-02-08cxl/memdev: Add numa_node attributeDan Williams
2022-02-08cxl/core/port: Remove @host argument for dport + decoder enumerationDan Williams
2022-02-08cxl/port: Add a driver for 'struct cxl_port' objectsBen Widawsky
2022-02-08cxl/core/hdm: Add CXL standard decoder enumeration to the coreDan Williams
2022-02-08cxl/core: Generalize dport enumeration in the coreDan Williams
2021-11-15cxl/test: Mock acpi_table_parse_cedt()Dan Williams
2021-09-21tools/testing/cxl: Introduce a mock memory device + driverDan Williams
2021-09-21tools/testing/cxl: Introduce a mocked-up CXL port hierarchyDan Williams
generated by cgit v1.2.3 (git 2.0.4) at 2026-04-29 00:36:25 +0000