summaryrefslogtreecommitdiff
path: root/tools/testing/cxl/test
AgeCommit message (Expand)Author
2023-02-14cxl/hdm: Emulate HDM decoder from DVSEC range registersDave Jiang
2023-02-14cxl/port: Export cxl_dvsec_rr_decode() to cxl_portDave Jiang
2023-02-10Merge branch 'for-6.3/cxl-ram-region' into cxl/nextDan Williams
2023-02-10tools/testing/cxl: Define a fixed volatile configuration to parseDan Williams
2023-02-07Merge branch 'for-6.3/cxl-events' into cxl/nextDan Williams
2023-01-26cxl/test: Simulate event log overflowIra Weiny
2023-01-26cxl/test: Add specific eventsIra Weiny
2023-01-26cxl/test: Add generic mock eventsIra Weiny
2023-01-26tools/testing/cxl: Remove cxl_test module math loading messageAlison Schofield
2023-01-05tools/testing/cxl: Prevent cxl_test from confusing production modulesDan Williams
2022-12-05Merge branch 'for-6.2/cxl-xor' into for-6.2/cxlDan Williams
2022-12-05Merge branch 'for-6.2/cxl-security' into for-6.2/cxlDan Williams
2022-12-05tools/testing/cxl: Add an RCH topologyDan Williams
2022-12-03tools/testing/cxl: Add XOR Math support to cxl_testAlison Schofield
2022-12-03cxl/acpi: Extract component registers of restricted hosts from RCRBRobert Richter
2022-12-02tools/testing/cxl: Make mock CEDT parsing more robustDan Williams
2022-12-02cxl/pmem: Refactor nvdimm device registration, delete the workqueueDan Williams
2022-12-01tools/testing/cxl: add mechanism to lock mem device for testingDave Jiang
2022-12-01tools/testing/cxl: Add "passphrase secure erase" opcode supportDave Jiang
2022-12-01tools/testing/cxl: Add "Unlock" security opcode supportDave Jiang
2022-12-01tools/testing/cxl: Add "Freeze Security State" security opcode supportDave Jiang
2022-12-01tools/testing/cxl: Add "Disable" security opcode supportDave Jiang
2022-12-01tools/testing/cxl: Add "Set Passphrase" opcode supportDave Jiang
2022-12-01tools/testing/cxl: Add "Get Security State" opcode supportDave Jiang
2022-11-14tools/testing/cxl: Add bridge mocking supportDan Williams
2022-11-14cxl: Unify debug messages when calling devm_cxl_add_dport()Robert Richter
2022-11-04tools/testing/cxl: Add a single-port host-bridge regression configDan Williams
2022-11-04tools/testing/cxl: Fix some error exitsDan Williams
2022-07-25cxl/hdm: Commit decoder state to hardwareDan Williams
2022-07-21cxl/core: Define a 'struct cxl_endpoint_decoder'Dan Williams
2022-07-21cxl/core: Define a 'struct cxl_switch_decoder'Dan Williams
2022-07-10tools/testing/cxl: Fix decoder default stateDan Williams
2022-07-10tools/testing/cxl: Add partition supportDan Williams
2022-07-10tools/testing/cxl: Expand CFMWS windowsDan Williams
2022-07-10tools/testing/cxl: Move cxl_test resources to the top of memoryDan Williams
2022-07-09cxl/mem: Convert partition-info to resourcesDan Williams
2022-07-09cxl/core: Rename ->decoder_range ->hpa_rangeDan Williams
2022-06-28tools/testing/cxl: Fix cxl_hdm_decode_init() calling conventionDan Williams
2022-05-19cxl/port: Reuse 'struct cxl_hdm' context for hdm initDan Williams
2022-05-19cxl/pci: Drop @info argument to cxl_hdm_decode_init()Dan Williams
2022-05-19cxl/mem: Merge cxl_dvsec_ranges() and cxl_hdm_decode_init()Dan Williams
2022-05-19cxl/mem: Consolidate CXL DVSEC Range enumeration in the coreDan Williams
2022-05-19cxl/pci: Move cxl_await_media_ready() to the coreDan Williams
2022-02-08tools/testing/cxl: Add a physical_node linkDan Williams
2022-02-08tools/testing/cxl: Enumerate mock decodersDan Williams
2022-02-08tools/testing/cxl: Mock one level of switchesDan Williams
2022-02-08tools/testing/cxl: Fix root port to host bridge assignmentDan Williams
2022-02-08tools/testing/cxl: Mock dvsec_ranges()Dan Williams
2022-02-08cxl/memdev: Add numa_node attributeDan Williams
2022-02-08cxl/pci: Emit device serial numberDan Williams
generated by cgit v1.2.3 (git 2.0.4) at 2025-12-26 14:37:10 +0000