summaryrefslogtreecommitdiff
path: root/Documentation/devicetree/bindings/net/cpsw-phy-sel.txt
blob: 5d76f991c027672ee66b0ded10a54b99908a04b0 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
TI CPSW Phy mode Selection Device Tree Bindings (DEPRECATED)
-----------------------------------------------

Required properties:
- compatible		: Should be "ti,am3352-cpsw-phy-sel" for am335x platform and
			  "ti,dra7xx-cpsw-phy-sel" for dra7xx platform
			  "ti,am43xx-cpsw-phy-sel" for am43xx platform
- reg			: physical base address and size of the cpsw
			  registers map
- reg-names		: names of the register map given in "reg" node

Optional properties:
-rmii-clock-ext		: If present, the driver will configure the RMII
			  interface to external clock usage

Examples:

	phy_sel: cpsw-phy-sel@44e10650 {
		compatible = "ti,am3352-cpsw-phy-sel";
		reg= <0x44e10650 0x4>;
		reg-names = "gmii-sel";
	};

(or)
	phy_sel: cpsw-phy-sel@44e10650 {
		compatible = "ti,am3352-cpsw-phy-sel";
		reg= <0x44e10650 0x4>;
		reg-names = "gmii-sel";
		rmii-clock-ext;
	};