summaryrefslogtreecommitdiff
path: root/Documentation/devicetree/bindings/phy/marvell,comphy-cp110.yaml
blob: c35d3164280538be53739964e8de5cd1bfa945d2 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
%YAML 1.2
---
$id: http://devicetree.org/schemas/phy/marvell,comphy-cp110.yaml#
$schema: http://devicetree.org/meta-schemas/core.yaml#

title: Marvell MVEBU COMPHY Controller

maintainers:
  - Miquel Raynal <miquel.raynal@bootlin.com>

description: >
  COMPHY controllers can be found on the following Marvell MVEBU SoCs:

    * Armada 7k/8k (on the CP110)
    * Armada 3700

  It provides a number of shared PHYs used by various interfaces (network, SATA,
  USB, PCIe...).

properties:
  compatible:
    enum:
      - marvell,comphy-cp110
      - marvell,comphy-a3700

  reg:
    minItems: 1
    items:
      - description: Generic COMPHY registers
      - description: Lane 1 (PCIe/GbE) registers (Armada 3700)
      - description: Lane 0 (USB3/GbE) registers (Armada 3700)
      - description: Lane 2 (SATA/USB3) registers (Armada 3700)

  reg-names:
    minItems: 1
    items:
      - const: comphy
      - const: lane1_pcie_gbe
      - const: lane0_usb3_gbe
      - const: lane2_sata_usb3

  '#address-cells':
    const: 1

  '#size-cells':
    const: 0

  clocks:
    minItems: 1
    maxItems: 3

  clock-names:
    minItems: 1
    maxItems: 3

  marvell,system-controller:
    description: Phandle to the Marvell system controller (CP110 only)
    $ref: /schemas/types.yaml#/definitions/phandle

patternProperties:
  '^phy@[0-5]$':
    description: A COMPHY lane child node
    type: object
    additionalProperties: false

    properties:
      reg:
        description: COMPHY lane number
        maximum: 5

      '#phy-cells':
        const: 1

      connector:
        type: object

    required:
      - reg
      - '#phy-cells'

required:
  - compatible
  - reg

additionalProperties: false

allOf:
  - if:
      properties:
        compatible:
          const: marvell,comphy-a3700

    then:
      properties:
        clocks:
          maxItems: 1
        clock-names:
          const: xtal

      required:
        - reg-names

    else:
      properties:
        clocks:
          minItems: 3
        clock-names:
          items:
            - const: mg_clk
            - const: mg_core_clk
            - const: axi_clk

      required:
        - marvell,system-controller

examples:
  - |
    phy@120000 {
        compatible = "marvell,comphy-cp110";
        reg = <0x120000 0x6000>;
        clocks = <&clk 1 5>, <&clk 1 6>, <&clk 1 18>;
        clock-names = "mg_clk", "mg_core_clk", "axi_clk";
        #address-cells = <1>;
        #size-cells = <0>;
        marvell,system-controller = <&syscon0>;

        phy@0 {
            reg = <0>;
            #phy-cells = <1>;
        };

        phy@1 {
            reg = <1>;
            #phy-cells = <1>;
        };
    };

  - |
    phy@18300 {
        compatible = "marvell,comphy-a3700";
        reg = <0x18300 0x300>,
              <0x1F000 0x400>,
              <0x5C000 0x400>,
              <0xe0178 0x8>;
        reg-names = "comphy",
                    "lane1_pcie_gbe",
                    "lane0_usb3_gbe",
                    "lane2_sata_usb3";
        #address-cells = <1>;
        #size-cells = <0>;

        comphy0: phy@0 {
            reg = <0>;
            #phy-cells = <1>;
        };

        comphy1: phy@1 {
            reg = <1>;
            #phy-cells = <1>;
        };

        comphy2: phy@2 {
            reg = <2>;
            #phy-cells = <1>;
        };
    };