1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
|
/*
* Copyright (C) 2011-2012 Freescale Semiconductor, Inc. All Rights Reserved.
*
* This program is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License as published by
* the Free Software Foundation; either version 2 of the License, or
* (at your option) any later version.
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
* You should have received a copy of the GNU General Public License along
* with this program; if not, write to the Free Software Foundation, Inc.,
* 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301 USA.
*/
#include <linux/clk.h>
#include <mach/common.h>
#include <mach/hardware.h>
#include <mach/iomux-mx6q.h>
#include <mach/iomux-mx6dl.h>
#include "devices-imx6q.h"
#include "crm_regs.h"
#include "cpu_op-mx6.h"
#include "board-mx6q_phytec-nand.h"
#include "board-mx6q_phytec-common.h"
extern int module_rev;
/*
* The GPMI is conflicted with SD3, so init this in the driver.
* This iomux array is for phyFLEX-i.MX6 modules Rev. 1
*/
static iomux_v3_cfg_t mx6q_gpmi_nand[] __initdata = {
MX6Q_PAD_NANDF_CLE__RAWNAND_CLE,
MX6Q_PAD_NANDF_ALE__RAWNAND_ALE,
MX6Q_PAD_NANDF_CS0__RAWNAND_CE0N,
MX6Q_PAD_NANDF_CS1__RAWNAND_CE1N,
MX6Q_PAD_NANDF_CS3__RAWNAND_CE3N,
MX6Q_PAD_NANDF_RB0__RAWNAND_READY0,
MX6Q_PAD_NANDF_D0__RAWNAND_D0,
MX6Q_PAD_NANDF_D1__RAWNAND_D1,
MX6Q_PAD_NANDF_D2__RAWNAND_D2,
MX6Q_PAD_NANDF_D3__RAWNAND_D3,
MX6Q_PAD_NANDF_D4__RAWNAND_D4,
MX6Q_PAD_NANDF_D5__RAWNAND_D5,
MX6Q_PAD_NANDF_D6__RAWNAND_D6,
MX6Q_PAD_NANDF_D7__RAWNAND_D7,
MX6Q_PAD_SD4_CMD__RAWNAND_RDN,
MX6Q_PAD_SD4_CLK__RAWNAND_WRN,
MX6Q_PAD_NANDF_WP_B__RAWNAND_RESETN,
MX6Q_PAD_SD4_DAT0__RAWNAND_D8,
MX6Q_PAD_SD4_DAT1__RAWNAND_D9,
MX6Q_PAD_SD4_DAT2__RAWNAND_D10,
MX6Q_PAD_SD4_DAT3__RAWNAND_D11,
};
/* This iomux array is for phyFLEX-i.MX6 modules Rev. 2 */
static iomux_v3_cfg_t mx6q_gpmi_nand_rev2[] __initdata = {
MX6Q_PAD_NANDF_CLE__RAWNAND_CLE,
MX6Q_PAD_NANDF_ALE__RAWNAND_ALE,
MX6Q_PAD_NANDF_CS0__RAWNAND_CE0N,
MX6Q_PAD_NANDF_CS1__RAWNAND_CE1N,
MX6Q_PAD_NANDF_CS3__RAWNAND_CE3N,
MX6Q_PAD_NANDF_RB0__RAWNAND_READY0,
MX6Q_PAD_NANDF_D0__RAWNAND_D0,
MX6Q_PAD_NANDF_D1__RAWNAND_D1,
MX6Q_PAD_NANDF_D2__RAWNAND_D2,
MX6Q_PAD_NANDF_D3__RAWNAND_D3,
MX6Q_PAD_NANDF_D4__RAWNAND_D4,
MX6Q_PAD_NANDF_D5__RAWNAND_D5,
MX6Q_PAD_NANDF_D6__RAWNAND_D6,
MX6Q_PAD_NANDF_D7__RAWNAND_D7,
MX6Q_PAD_SD4_CLK__RAWNAND_WRN,
MX6Q_PAD_NANDF_WP_B__RAWNAND_RESETN,
MX6Q_PAD_SD4_DAT0__RAWNAND_DQS,
};
static iomux_v3_cfg_t mx6dl_gpmi_nand_rev2[] __initdata = {
MX6DL_PAD_NANDF_CLE__RAWNAND_CLE,
MX6DL_PAD_NANDF_ALE__RAWNAND_ALE,
MX6DL_PAD_NANDF_CS0__RAWNAND_CE0N,
MX6DL_PAD_NANDF_CS1__RAWNAND_CE1N,
MX6DL_PAD_NANDF_CS3__RAWNAND_CE3N,
MX6DL_PAD_NANDF_RB0__RAWNAND_READY0,
MX6DL_PAD_SD4_DAT0__RAWNAND_DQS,
MX6DL_PAD_NANDF_D0__RAWNAND_D0,
MX6DL_PAD_NANDF_D1__RAWNAND_D1,
MX6DL_PAD_NANDF_D2__RAWNAND_D2,
MX6DL_PAD_NANDF_D3__RAWNAND_D3,
MX6DL_PAD_NANDF_D4__RAWNAND_D4,
MX6DL_PAD_NANDF_D5__RAWNAND_D5,
MX6DL_PAD_NANDF_D6__RAWNAND_D6,
MX6DL_PAD_NANDF_D7__RAWNAND_D7,
MX6DL_PAD_SD4_CLK__RAWNAND_WRN,
MX6DL_PAD_NANDF_WP_B__RAWNAND_RESETN,
};
static int __init gpmi_nand_platform_init(void)
{
int ret;
if (module_rev == PHYFLEX_MODULE_REV_1) {
if (cpu_is_mx6q()) {
ret = mxc_iomux_v3_setup_multiple_pads(mx6q_gpmi_nand,
ARRAY_SIZE(mx6q_gpmi_nand));
} else if (cpu_is_mx6dl()) {
ret = mxc_iomux_v3_setup_multiple_pads(mx6dl_gpmi_nand_rev2,
ARRAY_SIZE(mx6dl_gpmi_nand_rev2));
}
} else {
if (cpu_is_mx6q()) {
ret = mxc_iomux_v3_setup_multiple_pads(mx6q_gpmi_nand_rev2,
ARRAY_SIZE(mx6q_gpmi_nand_rev2));
} else if (cpu_is_mx6dl()) {
ret = mxc_iomux_v3_setup_multiple_pads(mx6dl_gpmi_nand_rev2,
ARRAY_SIZE(mx6dl_gpmi_nand_rev2));
}
}
return ret;
}
static const struct gpmi_nand_platform_data mx6_gpmi_nand_platform_data __initconst = {
.platform_init = gpmi_nand_platform_init,
.min_prop_delay_in_ns = 5,
.max_prop_delay_in_ns = 9,
.max_chip_count = 1,
.enable_bbt = 1,
};
void __init board_nand_init(void)
{
imx6q_add_gpmi(&mx6_gpmi_nand_platform_data);
};
|
