1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
|
// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
/*
* Copyright 2020 NXP
*/
#include "imx8mn-ddr3l-evk.dts"
/ {
reserved-memory {
#address-cells = <2>;
#size-cells = <2>;
ranges;
m_core_reserved: m_core@0x80000000 {
no-map;
reg = <0 0x80000000 0 0x1000000>;
};
vdev0vring0: vdev0vring0@b8000000 {
compatible = "shared-dma-pool";
reg = <0 0xb8000000 0 0x8000>;
no-map;
};
vdev0vring1: vdev0vring1@b8008000 {
compatible = "shared-dma-pool";
reg = <0 0xb8008000 0 0x8000>;
no-map;
};
vdevbuffer: vdevbuffer@b8400000 {
compatible = "shared-dma-pool";
reg = <0 0xb8400000 0 0x100000>;
no-map;
};
/*
* The following three is just a workaround
* to avoid Linux use the memory.
* This board only has 1GB memory, the 0xb8000000
* exceeds the DRAM, and round back to 0x78000000,
* since we not modify Mcore image, so we need to avoid
* Linux touch 0x78000000 and mark Mcore ddr demo broken.
*/
vdev0vring0@78000000 {
reg = <0 0x78000000 0 0x8000>;
no-map;
};
vdev0vring1@78008000 {
reg = <0 0x78008000 0 0x8000>;
no-map;
};
rsc-table {
reg = <0 0x780ff000 0 0x1000>;
no-map;
};
vdevbuffer@78400000 {
reg = <0 0x78400000 0 0x100000>;
no-map;
};
};
sound-wm8524 {
status = "disabled";
};
wm8524: wm8524{
status = "disabled";
};
rpmsg_i2s: rpmsg-i2s {
compatible = "fsl,imx8mn-rpmsg-i2s";
/* the audio device index in m4 domain */
fsl,audioindex = <0> ;
fsl,dma-buffer-size = <0x6000000>;
fsl,enable-lpa;
status = "okay";
};
sound-rpmsg {
compatible = "fsl,imx-audio-rpmsg";
model = "wm8524-audio";
cpu-dai = <&rpmsg_i2s>;
rpmsg-out;
};
imx8mn-cm7 {
compatible = "fsl,imx8mn-cm7";
rsc-da = <0xb8000000>;
mbox-names = "tx", "rx", "rxdb";
mboxes = <&mu 0 1
&mu 1 1
&mu 3 1>;
memory-region = <&vdev0vring0>, <&vdev0vring1>, <&vdevbuffer>;
status = "okay";
};
};
&clk {
init-on-array = <
IMX8MN_CLK_UART4_ROOT
>;
};
/*
* ATTENTION: M core may use IPs like below
* ECSPI2, GPIO1/GPIO5, GPT1, I2C3, I2S3, UART4, PWM3, SDMA1/3 and PDM
*/
&ecspi2 {
status = "disabled";
};
&flexspi {
status = "disabled";
};
&i2c3 {
status = "disabled";
};
&pwm3 {
status = "disabled";
};
&rpmsg{
/*
* 64K for one rpmsg instance:
* --0xb8000000~0xb800ffff: pingpong
*/
vdev-nums = <1>;
reg = <0x0 0xb8000000 0x0 0x10000>;
memory-region = <&vdevbuffer>;
status = "disabled";
};
&sai3 {
status = "disabled";
};
&uart4 {
status = "disabled";
};
&sdma1{
status = "disabled";
};
&sdma3 {
status = "disabled";
};
|
