blob: 367aa99a1cef1bed98bf8f0af71f763ce478d190 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
|
// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
/*
* Copyright 2020 NXP
*
* This DTB showcase SPDIF loop back setup on i.MX8MP EVK.
* The signal path used to route SPDIF signal in loopback mode is:
*
* SPDIF_TX -> I2C5_SCL -> I2C5_SCL_3V3 -> J22 pin 3 ->
* J22 pin 5 -> I2C5_SDA_3V3 -> I2C5_SDA -> SPDIF_RX
*/
#include "imx8mp-evk.dts"
/ {
/delete-node/ regulator-can1-stby;
};
/delete-node/ &flexcan1;
&xcvr {
pinctrl-names = "default";
pinctrl-0 = <&pinctrl_xcvr>;
pinctrl-assert-gpios = <&pca6416 2 GPIO_ACTIVE_HIGH>;
};
&iomuxc {
/delete-node/ flexcan1grp;
/delete-node/ flexcan1reggrp;
pinctrl_xcvr: xcvrgrp {
fsl,pins = <
MX8MP_IOMUXC_SPDIF_RX__AUDIOMIX_SPDIF1_IN 0xd6
MX8MP_IOMUXC_SPDIF_TX__AUDIOMIX_SPDIF1_OUT 0xd6
>;
};
};
|
