blob: e0c93f2aeddc033a2406171ca2a0b5c27db04098 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
|
// SPDX-License-Identifier: GPL-2.0+
/*
* Copyright 2019 NXP
*/
&dpu1 {
compatible = "fsl,imx8qm-dpu";
dpu1_disp0: port@0 {
#address-cells = <1>;
#size-cells = <0>;
reg = <0>;
dpu1_disp0_hdmi: endpoint@0 {
reg = <0>;
remote-endpoint = <&hdmi_disp>;
};
dpu1_disp0_mipi0: endpoint@1 {
reg = <1>;
remote-endpoint = <&mipi0_dsi_in>;
};
};
dpu1_disp1: port@1 {
#address-cells = <1>;
#size-cells = <0>;
reg = <1>;
dpu1_disp1_ldb1_ch0: endpoint@0 {
remote-endpoint = <&ldb1_ch0>;
};
dpu1_disp1_ldb1_ch1: endpoint@1 {
remote-endpoint = <&ldb1_ch1>;
};
};
};
&dpu2 {
compatible = "fsl,imx8qm-dpu";
dpu2_disp0: port@0 {
#address-cells = <1>;
#size-cells = <0>;
reg = <0>;
dpu2_disp0_mipi1: endpoint@0 {
reg = <0>;
remote-endpoint = <&mipi1_dsi_in>;
};
};
dpu2_disp1: port@1 {
#address-cells = <1>;
#size-cells = <0>;
reg = <1>;
dpu2_disp1_ldb2_ch0: endpoint@0 {
remote-endpoint = <&ldb2_ch0>;
};
dpu2_disp1_ldb2_ch1: endpoint@1 {
remote-endpoint = <&ldb2_ch1>;
};
};
};
/ {
display-subsystem {
compatible = "fsl,imx-display-subsystem";
ports = <&dpu1_disp0>, <&dpu1_disp1>,
<&dpu2_disp0>, <&dpu2_disp1>;
};
};
|
