blob: cc0d41b895c92e1d0b84067093d2d7220c671a91 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
|
/* SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) */
/*
* Copyright (c) Qualcomm Technologies, Inc. and/or its subsidiaries.
*/
#ifndef _DT_BINDINGS_CLK_QCOM_VIDEO_CC_KAANAPALI_H
#define _DT_BINDINGS_CLK_QCOM_VIDEO_CC_KAANAPALI_H
/* VIDEO_CC clocks */
#define VIDEO_CC_AHB_CLK 0
#define VIDEO_CC_AHB_CLK_SRC 1
#define VIDEO_CC_MVS0_CLK 2
#define VIDEO_CC_MVS0_CLK_SRC 3
#define VIDEO_CC_MVS0_FREERUN_CLK 4
#define VIDEO_CC_MVS0_SHIFT_CLK 5
#define VIDEO_CC_MVS0_VPP0_CLK 6
#define VIDEO_CC_MVS0_VPP0_FREERUN_CLK 7
#define VIDEO_CC_MVS0_VPP1_CLK 8
#define VIDEO_CC_MVS0_VPP1_FREERUN_CLK 9
#define VIDEO_CC_MVS0A_CLK 10
#define VIDEO_CC_MVS0A_CLK_SRC 11
#define VIDEO_CC_MVS0A_FREERUN_CLK 12
#define VIDEO_CC_MVS0B_CLK 13
#define VIDEO_CC_MVS0B_CLK_SRC 14
#define VIDEO_CC_MVS0B_FREERUN_CLK 15
#define VIDEO_CC_MVS0C_CLK 16
#define VIDEO_CC_MVS0C_CLK_SRC 17
#define VIDEO_CC_MVS0C_FREERUN_CLK 18
#define VIDEO_CC_MVS0C_SHIFT_CLK 19
#define VIDEO_CC_PLL0 20
#define VIDEO_CC_PLL1 21
#define VIDEO_CC_PLL2 22
#define VIDEO_CC_PLL3 23
#define VIDEO_CC_SLEEP_CLK 24
#define VIDEO_CC_TS_XO_CLK 25
#define VIDEO_CC_XO_CLK 26
#define VIDEO_CC_XO_CLK_SRC 27
/* VIDEO_CC power domains */
#define VIDEO_CC_MVS0A_GDSC 0
#define VIDEO_CC_MVS0_GDSC 1
#define VIDEO_CC_MVS0_VPP1_GDSC 2
#define VIDEO_CC_MVS0_VPP0_GDSC 3
#define VIDEO_CC_MVS0C_GDSC 4
/* VIDEO_CC resets */
#define VIDEO_CC_INTERFACE_BCR 0
#define VIDEO_CC_MVS0_BCR 1
#define VIDEO_CC_MVS0_VPP0_BCR 2
#define VIDEO_CC_MVS0_VPP1_BCR 3
#define VIDEO_CC_MVS0A_BCR 4
#define VIDEO_CC_MVS0C_CLK_ARES 5
#define VIDEO_CC_MVS0C_BCR 6
#define VIDEO_CC_MVS0_FREERUN_CLK_ARES 7
#define VIDEO_CC_MVS0C_FREERUN_CLK_ARES 8
#define VIDEO_CC_XO_CLK_ARES 9
#endif
|
