diff options
author | Tom Rini <trini@konsulko.com> | 2021-01-15 07:23:50 -0500 |
---|---|---|
committer | Tom Rini <trini@konsulko.com> | 2021-01-15 07:55:11 -0500 |
commit | 83e13c3469c710af03bf43f53aede0f9b7ba2dd0 (patch) | |
tree | 411d6bc9f7f2dbe605fcc979f680b286fabba695 /arch/arm/mach-socfpga/include/mach/secure_reg_helper.h | |
parent | 35772ff4f63a302e0b873096372c70292fb0af79 (diff) | |
parent | 40551cf99c237f93d9e0e07b6dd8f31b3868a0f0 (diff) |
Merge branch '2021.04-rc' of https://github.com/lftan/u-boot
- Add ATF flow for SoC64 devices
- Update socfpgaimage to support print header and update padding flow
Diffstat (limited to 'arch/arm/mach-socfpga/include/mach/secure_reg_helper.h')
-rw-r--r-- | arch/arm/mach-socfpga/include/mach/secure_reg_helper.h | 19 |
1 files changed, 19 insertions, 0 deletions
diff --git a/arch/arm/mach-socfpga/include/mach/secure_reg_helper.h b/arch/arm/mach-socfpga/include/mach/secure_reg_helper.h new file mode 100644 index 00000000000..d5a11122c72 --- /dev/null +++ b/arch/arm/mach-socfpga/include/mach/secure_reg_helper.h @@ -0,0 +1,19 @@ +/* SPDX-License-Identifier: GPL-2.0 + * + * Copyright (C) 2020 Intel Corporation <www.intel.com> + * + */ + +#ifndef _SECURE_REG_HELPER_H_ +#define _SECURE_REG_HELPER_H_ + +#define SOCFPGA_SECURE_REG_SYSMGR_SOC64_SDMMC 1 +#define SOCFPGA_SECURE_REG_SYSMGR_SOC64_EMAC0 2 +#define SOCFPGA_SECURE_REG_SYSMGR_SOC64_EMAC1 3 +#define SOCFPGA_SECURE_REG_SYSMGR_SOC64_EMAC2 4 + +int socfpga_secure_reg_read32(u32 id, u32 *val); +int socfpga_secure_reg_write32(u32 id, u32 val); +int socfpga_secure_reg_update32(u32 id, u32 mask, u32 val); + +#endif /* _SECURE_REG_HELPER_H_ */ |