summaryrefslogtreecommitdiff
path: root/arch/powerpc/include/asm/processor.h
diff options
context:
space:
mode:
authorTom Rini <trini@konsulko.com>2017-01-25 17:09:01 -0500
committerTom Rini <trini@konsulko.com>2017-01-25 17:38:45 -0500
commit79a34b71c943a80af5c6d9a2af736fbb37dcc14c (patch)
treec903d3136106e2a566c33eb1366f110220f4c366 /arch/powerpc/include/asm/processor.h
parenta8523a808fd05e4b1c1df63bc40744dd3fd318f4 (diff)
parent76866600f544f00928ee9b5b2799a091ea9b80a7 (diff)
Merge git://git.denx.de/u-boot-mpc85xx
Diffstat (limited to 'arch/powerpc/include/asm/processor.h')
-rw-r--r--arch/powerpc/include/asm/processor.h1
1 files changed, 1 insertions, 0 deletions
diff --git a/arch/powerpc/include/asm/processor.h b/arch/powerpc/include/asm/processor.h
index fbf72bb7c62..81bae6f0089 100644
--- a/arch/powerpc/include/asm/processor.h
+++ b/arch/powerpc/include/asm/processor.h
@@ -501,6 +501,7 @@
#define L1CSR1_ICE 0x00000001 /* Instruction Cache Enable */
#define SPRN_L1CSR2 0x25e /* L1 Data Cache Control and Status Register 2 */
#define L1CSR2_DCWS 0x40000000 /* Data Cache Write Shadow */
+#define L1CSR2_DCSTASHID 0x000003ff /* Data Cache Stash ID */
#define SPRN_L2CSR0 0x3f9 /* L2 Data Cache Control and Status Register 0 */
#define L2CSR0_L2E 0x80000000 /* L2 Cache Enable */
#define L2CSR0_L2PE 0x40000000 /* L2 Cache Parity/ECC Enable */