summaryrefslogtreecommitdiff
path: root/arch/riscv/lib/bootm.c
diff options
context:
space:
mode:
authorTom Rini <trini@konsulko.com>2025-05-21 08:59:10 -0600
committerTom Rini <trini@konsulko.com>2025-05-21 09:00:21 -0600
commit8f85a7345ed5df70a155f0630da72970eb01d87a (patch)
tree10acf511e4f955f5874d9e64331c841609b4804a /arch/riscv/lib/bootm.c
parent0a87352281ade2b822ce0360e1f105f6e43a96e1 (diff)
parentff6e20c32ff33c6963f7d0a79a0914681461f4fa (diff)
Merge branch 'master' of https://source.denx.de/u-boot/custodians/u-boot-riscv
CI: https://source.denx.de/u-boot/custodians/u-boot-riscv/-/pipelines/26259 - Initial SPL support for T-Head TH1520 SoC - Improve usability of TH1520 with mainline SPL - Support building RV32 & RV64 images - riscv: Improve jh7110 support
Diffstat (limited to 'arch/riscv/lib/bootm.c')
-rw-r--r--arch/riscv/lib/bootm.c4
1 files changed, 4 insertions, 0 deletions
diff --git a/arch/riscv/lib/bootm.c b/arch/riscv/lib/bootm.c
index 9544907ab1e..c98c5e76633 100644
--- a/arch/riscv/lib/bootm.c
+++ b/arch/riscv/lib/bootm.c
@@ -90,6 +90,10 @@ static void boot_jump_linux(struct bootm_headers *images, int flag)
announce_and_cleanup(fake);
if (!fake) {
+ if (images->os.arch != IH_ARCH_DEFAULT) {
+ printf("Image arch not compatible with host arch.\n");
+ hang();
+ }
if (CONFIG_IS_ENABLED(OF_LIBFDT) && images->ft_len) {
#ifdef CONFIG_SMP
ret = smp_call_function(images->ep,