summaryrefslogtreecommitdiff
path: root/drivers/ddr/imx/imx8ulp/ddr_init.c
diff options
context:
space:
mode:
authorAndre Przywara <andre.przywara@arm.com>2022-09-06 12:12:50 +0100
committerAndre Przywara <andre.przywara@arm.com>2023-10-22 23:40:57 +0100
commit452369cd0c636123321d021298b4bc35a34f4941 (patch)
tree01f0f7a988e220f3e025a3811144a2c00f468cde /drivers/ddr/imx/imx8ulp/ddr_init.c
parent1da48c99de18490a69c467df6c4a71701ac47fb1 (diff)
pinctrl: sunxi: add new D1 pinctrl support
For the first time since at least the Allwinner A10 SoCs, the D1 (and related cores) use a new pincontroller MMIO register layout, so we cannot use our hardcoded, fixed offsets anymore. Ideally this would all be handled by devicetree and DM drivers, but for the DT-less SPL we still need the legacy interfaces. Add a new Kconfig symbol to differenciate between the two generations of pincontrollers, and just use that to just switch some basic symbols. The rest is already abstracted enough, so works out of the box. Signed-off-by: Andre Przywara <andre.przywara@arm.com> Reviewed-by: Sam Edwards <CFSworks@gmail.com> Tested-by: Sam Edwards <CFSworks@gmail.com> Tested-by: Samuel Holland <samuel@sholland.org>
Diffstat (limited to 'drivers/ddr/imx/imx8ulp/ddr_init.c')
0 files changed, 0 insertions, 0 deletions