summaryrefslogtreecommitdiff
path: root/drivers/ddr/marvell/axp/ddr3_read_leveling.c
diff options
context:
space:
mode:
authorManorit Chawdhry <m-chawdhry@ti.com>2024-11-21 17:32:51 +0530
committerTom Rini <trini@konsulko.com>2024-12-06 16:38:16 -0600
commit5d1aac358f3c4cbdfb0eb025cd88cfef654f51f4 (patch)
tree014c549264537eeb40f169745e44149033c67b57 /drivers/ddr/marvell/axp/ddr3_read_leveling.c
parenta38390284ad4261723d3a2411ba988828e994535 (diff)
arm: dts: k3-*-r5: Remove clocks from mcu_timer0
Updated PLL driver sequencing requires us to use udelay in the PLL driver as there is no poll bit to get the status of operations. tick-timer(mcu_timer0/main_timer0) setting up the clocks for itself is something that won't work as the PLL driver will be using udelay and PLLs are configured during clock probe which would end up in a recursive probe. tick-timer being used by K3 devices are configured by ROM and we really don't need to configure any of the clocks. Remove the clock dependency from R5 stage as we don't need to setup clocks for it. Signed-off-by: Manorit Chawdhry <m-chawdhry@ti.com>
Diffstat (limited to 'drivers/ddr/marvell/axp/ddr3_read_leveling.c')
0 files changed, 0 insertions, 0 deletions