diff options
| author | Takahiro Kuwano <Takahiro.Kuwano@infineon.com> | 2023-01-20 12:28:21 +0900 |
|---|---|---|
| committer | Jagan Teki <jagan@amarulasolutions.com> | 2023-01-26 20:57:39 +0530 |
| commit | ee7296bbcd6bae3ded087cb56c786da10aa6fc6a (patch) | |
| tree | f4692f9fe3ece6107e1000f26d8ce12462a0c00e /drivers/ddr/microchip/ddr2_timing.h | |
| parent | 358f803ae21ca1761672e2d53cc111552128d7ce (diff) | |
mtd: spi-nor-core: Consider reserved bits in CFR5 register
CFR5[6] is reserved bit and must be always 1. Set it to comply with flash
requirements. While fixing SPINOR_REG_CYPRESS_CFR5V_OCT_DTR_EN definition,
stop using magic numbers and describe the missing bit fields in CFR5
register. This is useful for both readability and future possible addition
of Octal STR mode support.
Fixes: ea9a22f7e79c ("mtd: spi-nor-core: Add support for Cypress Semper flash")
Suggested-by: Tudor Ambarus <tudor.ambarus@linaro.org>
Signed-off-by: Takahiro Kuwano <Takahiro.Kuwano@infineon.com>
Reviewed-by: Tudor Ambarus <tudor.ambarus@linaro.org>
Reviewed-by: Dhruva Gole <d-gole@ti.com>
Reviewed-by: Jagan Teki <jagan@amarulasolutions.com>
Diffstat (limited to 'drivers/ddr/microchip/ddr2_timing.h')
0 files changed, 0 insertions, 0 deletions