summaryrefslogtreecommitdiff
path: root/include/xilinx.h
diff options
context:
space:
mode:
authorTom Rini <trini@konsulko.com>2025-04-17 07:52:02 -0600
committerTom Rini <trini@konsulko.com>2025-04-17 07:52:02 -0600
commit278be62c052f3a5749c3c7a57bcd307b82dcdc2d (patch)
treedcb621d8d29086f3a0cdef7148f13ce32ebb7fb1 /include/xilinx.h
parent0f7a4ac96b27fa77b798c6c9598e05cf1654920b (diff)
parent8e25e76fff0698c8268b279af3d7859ed2e14ea5 (diff)
Merge tag 'xilinx-for-v2025.07-rc1' of https://source.denx.de/u-boot/custodians/u-boot-microblaze
AMD/Xilinx/FPGA changes for v2025.07-rc1 AMD/Xilinx: - Synchronize enums around tcm_mode - Access bootmode registers via firmware interface - Setup default values for DEBUG_UART - Fix dfu alt buffer clearing - Convert loadpdi command to fpga - Fix board detection code - Minor defconfig updates Versal: - Wire multi_boot register Versal Gen 2: - Enable missing drivers - Wire i2c FRU decoding at start - Wire saving variables to different locations - Disable default DEBUG_UART - Wire USB/UFS boot and fix access via firmware interface - Minor fixes ZynqMP/Kria: - Enable mkfwumdata - Topic board update - Enhance binman configurations - Kria usb update BuR: - Add multiple Zynq based boards cadence_ospi: - Enable device reset fpga: - Add support for loading bitstream for Altera SoCs
Diffstat (limited to 'include/xilinx.h')
-rw-r--r--include/xilinx.h2
1 files changed, 2 insertions, 0 deletions
diff --git a/include/xilinx.h b/include/xilinx.h
index e4e29797988..c54d6dc1453 100644
--- a/include/xilinx.h
+++ b/include/xilinx.h
@@ -34,6 +34,8 @@ typedef enum { /* typedef xilinx_family */
xilinx_zynq, /* Zynq Family */
xilinx_zynqmp, /* ZynqMP Family */
xilinx_versal, /* Versal Family */
+ xilinx_versal_net, /* Versal NET Family */
+ xilinx_versal2, /* Versal Gen 2 Family */
max_xilinx_type /* insert all new types before this */
} xilinx_family; /* end, typedef xilinx_family */