summaryrefslogtreecommitdiff
path: root/test/py/tests/test_shell_basics.py
diff options
context:
space:
mode:
authorJernej Skrabec <jernej.skrabec@gmail.com>2023-04-10 10:21:10 +0200
committerAndre Przywara <andre.przywara@arm.com>2023-04-12 00:17:21 +0100
commit7230bebfe3b9a7ce97ac3b3aef2d26ded08b6224 (patch)
treec15beaeae63fa80f07512a6d979486a13719851d /test/py/tests/test_shell_basics.py
parentf0500692972ad6981d0a669e02707044dc224483 (diff)
sunxi: Fix write to H616 DRAM CR register
Vendor DRAM code actually writes to whole CR register and not just sets bit 31 in mctl_ctrl_init(). Just to be safe, do that here too. Acked-by: Andre Przywara <andre.przywara@arm.com> Signed-off-by: Jernej Skrabec <jernej.skrabec@gmail.com> Signed-off-by: Andre Przywara <andre.przywara@arm.com>
Diffstat (limited to 'test/py/tests/test_shell_basics.py')
0 files changed, 0 insertions, 0 deletions