summaryrefslogtreecommitdiff
path: root/include/configs/pcl063.h
diff options
context:
space:
mode:
Diffstat (limited to 'include/configs/pcl063.h')
-rw-r--r--include/configs/pcl063.h63
1 files changed, 63 insertions, 0 deletions
diff --git a/include/configs/pcl063.h b/include/configs/pcl063.h
new file mode 100644
index 00000000000..0c96506b5fb
--- /dev/null
+++ b/include/configs/pcl063.h
@@ -0,0 +1,63 @@
+/* SPDX-License-Identifier: GPL-2.0+ */
+/*
+ * Copyright (C) 2018 Collabora Ltd.
+ *
+ * Based on include/configs/xpress.h:
+ * Copyright (C) 2015-2016 Stefan Roese <sr@denx.de>
+ */
+#ifndef __PCL063_H
+#define __PCL063_H
+
+#include <linux/sizes.h>
+#include "mx6_common.h"
+
+/*
+ * There is a bug in some i.MX6UL processors that results in the initial
+ * portion of OCRAM being unavailable when booting from (at least) an SD
+ * card.
+ *
+ * Tweak the SPL text base address to avoid this.
+ */
+
+#define CFG_SYS_FSL_USDHC_NUM 1
+
+/* Console configs */
+#define CFG_MXC_UART_BASE UART1_BASE
+
+/* MMC Configs */
+
+#define CFG_SYS_FSL_ESDHC_ADDR USDHC1_BASE_ADDR
+
+/* Miscellaneous configurable options */
+
+/* Physical Memory Map */
+#define PHYS_SDRAM MMDC0_ARB_BASE_ADDR
+#define PHYS_SDRAM_SIZE SZ_256M
+
+#define CFG_SYS_SDRAM_BASE PHYS_SDRAM
+#define CFG_SYS_INIT_RAM_ADDR IRAM_BASE_ADDR
+#define CFG_SYS_INIT_RAM_SIZE IRAM_SIZE
+
+/* NAND */
+#define CFG_SYS_NAND_BASE 0x40000000
+
+#define CFG_EXTRA_ENV_SETTINGS \
+ "console=ttymxc0,115200n8\0" \
+ "fdt_addr_r=0x82000000\0" \
+ "fdt_high=0xffffffff\0" \
+ "initrd_high=0xffffffff\0" \
+ "kernel_addr_r=0x81000000\0" \
+ "pxefile_addr_r=0x87100000\0" \
+ "ramdisk_addr_r=0x82100000\0" \
+ "scriptaddr=0x87000000\0" \
+ BOOTENV
+
+#define BOOT_TARGET_DEVICES(func) \
+ func(MMC, mmc, 0) \
+ func(UBIFS, ubifs, 0, UBI, boot) \
+ func(PXE, pxe, na) \
+ func(DHCP, dhcp, na)
+
+#include <config_distro_bootcmd.h>
+
+#endif /* __PCL063_H */