diff options
Diffstat (limited to 'include')
-rw-r--r-- | include/configs/M5208EVBE.h | 1 | ||||
-rw-r--r-- | include/configs/M5235EVB.h | 1 | ||||
-rw-r--r-- | include/configs/M5249EVB.h | 1 | ||||
-rw-r--r-- | include/configs/M5253DEMO.h | 1 | ||||
-rw-r--r-- | include/configs/M5272C3.h | 1 | ||||
-rw-r--r-- | include/configs/M5275EVB.h | 1 | ||||
-rw-r--r-- | include/configs/M5282EVB.h | 1 | ||||
-rw-r--r-- | include/configs/M53017EVB.h | 1 | ||||
-rw-r--r-- | include/configs/M5329EVB.h | 1 | ||||
-rw-r--r-- | include/configs/M5373EVB.h | 1 | ||||
-rw-r--r-- | include/configs/amcore.h | 1 | ||||
-rw-r--r-- | include/configs/astro_mcf5373l.h | 1 | ||||
-rw-r--r-- | include/configs/cobra5272.h | 1 | ||||
-rw-r--r-- | include/configs/eb_cpu5282.h | 1 | ||||
-rw-r--r-- | include/configs/mx7ulp_evk.h | 2 | ||||
-rw-r--r-- | include/configs/rk3188_common.h | 2 | ||||
-rw-r--r-- | include/configs/rk3368_common.h | 2 | ||||
-rw-r--r-- | include/configs/sifive-unmatched.h | 2 | ||||
-rw-r--r-- | include/configs/sipeed-maix.h | 1 | ||||
-rw-r--r-- | include/configs/stmark2.h | 1 |
20 files changed, 0 insertions, 24 deletions
diff --git a/include/configs/M5208EVBE.h b/include/configs/M5208EVBE.h index d75946b022c..93a2806a8a0 100644 --- a/include/configs/M5208EVBE.h +++ b/include/configs/M5208EVBE.h @@ -131,7 +131,6 @@ env/embedded.o(.text*); /* Cache Configuration */ -#define CONFIG_SYS_CACHELINE_SIZE 16 #define ICACHE_STATUS (CONFIG_SYS_INIT_RAM_ADDR + \ CONFIG_SYS_INIT_RAM_SIZE - 8) diff --git a/include/configs/M5235EVB.h b/include/configs/M5235EVB.h index b0e6ed4e1d5..22c593851f0 100644 --- a/include/configs/M5235EVB.h +++ b/include/configs/M5235EVB.h @@ -147,7 +147,6 @@ /*----------------------------------------------------------------------- * Cache Configuration */ -#define CONFIG_SYS_CACHELINE_SIZE 16 #define ICACHE_STATUS (CONFIG_SYS_INIT_RAM_ADDR + \ CONFIG_SYS_INIT_RAM_SIZE - 8) diff --git a/include/configs/M5249EVB.h b/include/configs/M5249EVB.h index a8734697c1a..2e8bbbb5301 100644 --- a/include/configs/M5249EVB.h +++ b/include/configs/M5249EVB.h @@ -102,7 +102,6 @@ /*----------------------------------------------------------------------- * Cache Configuration */ -#define CONFIG_SYS_CACHELINE_SIZE 16 #define ICACHE_STATUS (CONFIG_SYS_INIT_RAM_ADDR + \ CONFIG_SYS_INIT_RAM_SIZE - 8) diff --git a/include/configs/M5253DEMO.h b/include/configs/M5253DEMO.h index e1f54571d24..cc7126c76e8 100644 --- a/include/configs/M5253DEMO.h +++ b/include/configs/M5253DEMO.h @@ -153,7 +153,6 @@ #endif /* Cache Configuration */ -#define CONFIG_SYS_CACHELINE_SIZE 16 #define ICACHE_STATUS (CONFIG_SYS_INIT_RAM_ADDR + \ CONFIG_SYS_INIT_RAM_SIZE - 8) diff --git a/include/configs/M5272C3.h b/include/configs/M5272C3.h index 35977cc5c2c..02b8e373a76 100644 --- a/include/configs/M5272C3.h +++ b/include/configs/M5272C3.h @@ -133,7 +133,6 @@ /*----------------------------------------------------------------------- * Cache Configuration */ -#define CONFIG_SYS_CACHELINE_SIZE 16 #define ICACHE_STATUS (CONFIG_SYS_INIT_RAM_ADDR + \ CONFIG_SYS_INIT_RAM_SIZE - 8) diff --git a/include/configs/M5275EVB.h b/include/configs/M5275EVB.h index f66ecc8e8f7..29b0f7b67fa 100644 --- a/include/configs/M5275EVB.h +++ b/include/configs/M5275EVB.h @@ -140,7 +140,6 @@ /*----------------------------------------------------------------------- * Cache Configuration */ -#define CONFIG_SYS_CACHELINE_SIZE 16 #define ICACHE_STATUS (CONFIG_SYS_INIT_RAM_ADDR + \ CONFIG_SYS_INIT_RAM_SIZE - 8) diff --git a/include/configs/M5282EVB.h b/include/configs/M5282EVB.h index acaa2f1a966..fb60ec87da7 100644 --- a/include/configs/M5282EVB.h +++ b/include/configs/M5282EVB.h @@ -140,7 +140,6 @@ /*----------------------------------------------------------------------- * Cache Configuration */ -#define CONFIG_SYS_CACHELINE_SIZE 16 #define ICACHE_STATUS (CONFIG_SYS_INIT_RAM_ADDR + \ CONFIG_SYS_INIT_RAM_SIZE - 8) diff --git a/include/configs/M53017EVB.h b/include/configs/M53017EVB.h index adb6cc4ddab..7ee38f810bb 100644 --- a/include/configs/M53017EVB.h +++ b/include/configs/M53017EVB.h @@ -151,7 +151,6 @@ /*----------------------------------------------------------------------- * Cache Configuration */ -#define CONFIG_SYS_CACHELINE_SIZE 16 #define ICACHE_STATUS (CONFIG_SYS_INIT_RAM_ADDR + \ CONFIG_SYS_INIT_RAM_SIZE - 8) diff --git a/include/configs/M5329EVB.h b/include/configs/M5329EVB.h index fc6cd2c0ecd..cce6b560f1a 100644 --- a/include/configs/M5329EVB.h +++ b/include/configs/M5329EVB.h @@ -158,7 +158,6 @@ /*----------------------------------------------------------------------- * Cache Configuration */ -#define CONFIG_SYS_CACHELINE_SIZE 16 #define ICACHE_STATUS (CONFIG_SYS_INIT_RAM_ADDR + \ CONFIG_SYS_INIT_RAM_SIZE - 8) diff --git a/include/configs/M5373EVB.h b/include/configs/M5373EVB.h index 0b3ee11e0c2..d0bb8a121f2 100644 --- a/include/configs/M5373EVB.h +++ b/include/configs/M5373EVB.h @@ -160,7 +160,6 @@ /*----------------------------------------------------------------------- * Cache Configuration */ -#define CONFIG_SYS_CACHELINE_SIZE 16 #define ICACHE_STATUS (CONFIG_SYS_INIT_RAM_ADDR + \ CONFIG_SYS_INIT_RAM_SIZE - 8) diff --git a/include/configs/amcore.h b/include/configs/amcore.h index 63b941a56bd..8376eb14d2d 100644 --- a/include/configs/amcore.h +++ b/include/configs/amcore.h @@ -71,7 +71,6 @@ * This is a single unified instruction/data cache. * sdram - single region - no masks */ -#define CONFIG_SYS_CACHELINE_SIZE 16 #define ICACHE_STATUS (CONFIG_SYS_INIT_RAM_ADDR + \ CONFIG_SYS_INIT_RAM_SIZE - 8) diff --git a/include/configs/astro_mcf5373l.h b/include/configs/astro_mcf5373l.h index 5e117fb2187..63e7e120f88 100644 --- a/include/configs/astro_mcf5373l.h +++ b/include/configs/astro_mcf5373l.h @@ -264,7 +264,6 @@ #endif /* Cache Configuration */ -#define CONFIG_SYS_CACHELINE_SIZE 16 #define ICACHE_STATUS (CONFIG_SYS_INIT_RAM_ADDR + \ CONFIG_SYS_INIT_RAM_SIZE - 8) diff --git a/include/configs/cobra5272.h b/include/configs/cobra5272.h index 054b659abfb..c68cf111406 100644 --- a/include/configs/cobra5272.h +++ b/include/configs/cobra5272.h @@ -234,7 +234,6 @@ enter a valid image address in flash */ /*----------------------------------------------------------------------- * Cache Configuration */ -#define CONFIG_SYS_CACHELINE_SIZE 16 #define ICACHE_STATUS (CONFIG_SYS_INIT_RAM_ADDR + \ CONFIG_SYS_INIT_RAM_SIZE - 8) diff --git a/include/configs/eb_cpu5282.h b/include/configs/eb_cpu5282.h index e4da6948340..97eedcf8016 100644 --- a/include/configs/eb_cpu5282.h +++ b/include/configs/eb_cpu5282.h @@ -133,7 +133,6 @@ /*----------------------------------------------------------------------- * Cache Configuration */ -#define CONFIG_SYS_CACHELINE_SIZE 16 #define ICACHE_STATUS (CONFIG_SYS_INIT_RAM_ADDR + \ CONFIG_SYS_INIT_RAM_SIZE - 8) diff --git a/include/configs/mx7ulp_evk.h b/include/configs/mx7ulp_evk.h index e7d776a72ca..fc2f8d83b8d 100644 --- a/include/configs/mx7ulp_evk.h +++ b/include/configs/mx7ulp_evk.h @@ -33,8 +33,6 @@ /* UART */ #define LPUART_BASE LPUART4_RBASE -#define CONFIG_SYS_CACHELINE_SIZE 64 - /* Miscellaneous configurable options */ #define CONFIG_SYS_PROMPT "=> " #define CONFIG_SYS_CBSIZE 512 diff --git a/include/configs/rk3188_common.h b/include/configs/rk3188_common.h index b567943056d..59a16a77aa9 100644 --- a/include/configs/rk3188_common.h +++ b/include/configs/rk3188_common.h @@ -6,8 +6,6 @@ #ifndef __CONFIG_RK3188_COMMON_H #define __CONFIG_RK3188_COMMON_H -#define CONFIG_SYS_CACHELINE_SIZE 64 - #include <asm/arch-rockchip/hardware.h> #include "rockchip-common.h" diff --git a/include/configs/rk3368_common.h b/include/configs/rk3368_common.h index 43471b94e49..19a556921fe 100644 --- a/include/configs/rk3368_common.h +++ b/include/configs/rk3368_common.h @@ -8,8 +8,6 @@ #include "rockchip-common.h" -#define CONFIG_SYS_CACHELINE_SIZE 64 - #include <asm/arch-rockchip/hardware.h> #include <linux/sizes.h> diff --git a/include/configs/sifive-unmatched.h b/include/configs/sifive-unmatched.h index 4b655ec8ee0..a51becb645d 100644 --- a/include/configs/sifive-unmatched.h +++ b/include/configs/sifive-unmatched.h @@ -36,8 +36,6 @@ #define CONFIG_SYS_PCI_64BIT 1 /* enable 64-bit resources */ -#define CONFIG_SYS_CACHELINE_SIZE 64 - /* Environment options */ #ifndef CONFIG_SPL_BUILD diff --git a/include/configs/sipeed-maix.h b/include/configs/sipeed-maix.h index 5b128785525..34e726eb894 100644 --- a/include/configs/sipeed-maix.h +++ b/include/configs/sipeed-maix.h @@ -11,7 +11,6 @@ /* Start just below the second bank so we don't clobber it during reloc */ #define CONFIG_SYS_INIT_SP_ADDR 0x803FFFFF #define CONFIG_SYS_MALLOC_LEN SZ_128K -#define CONFIG_SYS_CACHELINE_SIZE 64 #define CONFIG_SYS_SDRAM_BASE 0x80000000 #define CONFIG_SYS_SDRAM_SIZE SZ_8M diff --git a/include/configs/stmark2.h b/include/configs/stmark2.h index f6fa96a5901..c73c48cef8f 100644 --- a/include/configs/stmark2.h +++ b/include/configs/stmark2.h @@ -131,7 +131,6 @@ #endif /* Cache Configuration */ -#define CONFIG_SYS_CACHELINE_SIZE 16 #define ICACHE_STATUS (CONFIG_SYS_INIT_RAM_ADDR + \ CONFIG_SYS_INIT_RAM_SIZE - 8) #define DCACHE_STATUS (CONFIG_SYS_INIT_RAM_ADDR + \ |