summaryrefslogtreecommitdiff
path: root/arch/arm/mach-socfpga/include
AgeCommit message (Expand)Author
2021-09-30WS cleanup: remove SPACE(s) followed by TABWolfgang Denk
2021-08-25ddr: altera: Add SDRAM driver for Intel N5X deviceTien Fong Chee
2021-08-25arm: socfpga: Add clock manager for Intel N5X deviceSiew Chin Lim
2021-08-25arm: socfpga: Move cm_get_mpu_clk_hz function declaration to clock_manager.hSiew Chin Lim
2021-08-24arm: socfpga: Add handoff data support for Intel N5X deviceTien Fong Chee
2021-08-24arm: socfpga: Add base address for Intel N5X deviceSiew Chin Lim
2021-08-24arm: socfpga: Changed base_addr_s10.h to base_addr_soc64.hSiew Chin Lim
2021-04-08arm: socfpga: smc: Add function to get usercodeSiew Chin Lim
2021-04-08arm: socfpga: Changed to store QSPI reference clock in kHzSiew Chin Lim
2021-04-08arm: socfpga: Move Stratix10 and Agilex clock manager common codeSiew Chin Lim
2021-04-08arm: socfpga: Restructure Stratix10 and Agilex handoff codeSiew Chin Lim
2021-04-08arm: socfpga: Rearrange sequence of macros in handoff_soc64.hSiew Chin Lim
2021-04-08arm: socfpga: Rename Stratix10 and Agilex handoff common macrosSiew Chin Lim
2021-03-15Merge tag 'v2021.04-rc4' into nextTom Rini
2021-03-08arm: socfpga: soc64: Support Vendor Authorized Boot (VAB)Siew Chin Lim
2021-03-08arm: socfpga: Move Stratix10 and Agilex to use TARGET_SOCFPGA_SOC64Siew Chin Lim
2021-03-02reset: Remove addr parameter from reset_cpu()Harald Seiler
2021-01-15arm: socfpga: Add secure register access helper functions for SoC 64bitsSiew Chin Lim
2021-01-15arm: socfpga: soc64: Add SMC helper function for Intel SOCFPGA (64bits)Chee Hong Ang
2020-10-21arm: socfpga: fix Gen5 enable of EMAC via FPGARalph Siemsen
2020-10-09arm: socfpga: mailbox: Update mailbox response codesLey Foon Tan
2020-10-09arm: socfpga: soc64: Document down boot_scratch_cold register usageChin Liang See
2020-10-09arm: socfpga: soc64: Show reset state in SPLChee Hong Ang
2020-10-09arm: socfpga: soc64: Add SDM triggered warm reset bit maskChee Hong Ang
2020-09-03arm: socfpga: soc64: Check FPGA Config status register before bridge resetChee Hong Ang
2020-07-01socfpga: Mark socfpga_fpga_add() as static inline in the non-FPGA caseTom Rini
2020-05-18common: Drop linux/bitops.h from common headerSimon Glass
2020-05-18Use __ASSEMBLY__ as the assembly macrosSimon Glass
2020-04-27arm: socfpga: stratix10: Fix incorrect CLKMGR_S10_PERPLL_BYPASS offsetLey Foon Tan
2020-03-31arm: socfpga: Add onchip RAM size macroLey Foon Tan
2020-02-05ddr: altera: Add DDR2 support to Gen5 driverMarek Vasut
2020-01-07arm: socfpga: stratix10: Enable SMMU accessThor Thayer
2020-01-07arm: agilex: Add clock handoff offset for AgilexLey Foon Tan
2020-01-07arm: socfpga: agilex: Add clock wrapper functionsLey Foon Tan
2020-01-07arm: socfpga: Fix CLKMGR_INTOSC_HZ to 400MHzLey Foon Tan
2020-01-07arm: socfpga: Move Stratix10 and Agilex clock manager common codeLey Foon Tan
2020-01-07arm: socfpga: agilex: Add system manager supportLey Foon Tan
2020-01-07arm: socfpga: Move Stratix10 and Agilex system manager common codeLey Foon Tan
2020-01-07arm: socfpga: agilex: Add reset manager supportLey Foon Tan
2020-01-07arm: socfpga: Move Stratix10 and Agilex reset manager common codeLey Foon Tan
2020-01-07arm: socfpga: Move firewall code to firewall fileLey Foon Tan
2020-01-07arm: socfpga: agilex: Add base address for Intel Agilex SoCLey Foon Tan
2020-01-07arm: socfpga: Convert clock manager from struct to definesLey Foon Tan
2020-01-07arm: socfpga: Convert system manager from struct to definesLey Foon Tan
2020-01-07arm: socfpga: Convert reset manager from struct to definesLey Foon Tan
2019-11-20socfpga: fix include guard in misc.h (arch vs. global)Simon Goldschmidt
2019-07-21arm: socfpga: rst: add register definition for cold resetSimon Goldschmidt
2019-05-24ARM: socfpga: Pull PL310 clearing into common codeMarek Vasut
2019-05-14arm: sofcpga: s10: remove unused ad-hoc reset codeSimon Goldschmidt
2019-05-14arm: socfpga: remove re-added ad-hoc reset codeSimon Goldschmidt
generated by cgit v1.2.3 (git 2.0.4) at 2025-11-09 18:07:52 +0000