summaryrefslogtreecommitdiff
path: root/cpu/mpc85xx/start.S
AgeCommit message (Expand)Author
2010-04-13ppc: Move cpu/$CPU to arch/ppc/cpu/$CPUPeter Tyser
2010-04-0785xx: Set HID1[mbdd] on e500v2 rev5.0 or greaterSandeep Gopalpet
2010-04-0785xx: Add defines for BUCSR bits to make code more readableKumar Gala
2010-03-3085xx: Fix enabling of L1 cache parity on secondary coresKumar Gala
2010-01-26ppc: Use r12 instead of r14 as GOT pointer.Joakim Tjernlund
2010-01-26ppc: Loose GOT access in IRQJoakim Tjernlund
2010-01-0585xx: Add support for e500mc cache stashingKumar Gala
2009-10-08relocation: Do not relocate NULL pointers.Joakim Tjernlund
2009-09-15ppc/85xx: add boot from NAND/eSDHC/eSPI supportMingkai Hu
2009-09-15ppc/85xx: Introduce low level write_tlb functionKumar Gala
2009-09-15ppc/85xx: Ensure that MAS8 is zero when writing TLB entries.Scott Wood
2009-09-15ppc/85xx: Don't enable interrupts before we're readyScott Wood
2009-09-0885xx: Add support for setting IVORs to fixed offset defaultsKumar Gala
2009-03-30MPC85xx: Add MPC8569 CPU supportHaiying Wang
2009-03-3085xx: Add support for additional e500mc featuresKumar Gala
2008-12-1985xx: Fix the boot window issueDave Liu
2008-12-06Update U-Boot's build timestamp on every compilePeter Tyser
2008-10-2485xx: Add basic e500mc core supportKumar Gala
2008-10-2485xx: Use CONFIG_SYS_CACHELINE_SIZE instead of magic numberKumar Gala
2008-10-1885xx: Export invalidate_{i,d}cache and add flush_dcacheKumar Gala
2008-10-18rename CFG_ macros to CONFIG_SYSJean-Christophe PLAGNIOL-VILLARD
2008-07-14Change the temp map to ROM to align addresses to page size.Andrew Klossner
2008-05-21Big white-space cleanup.Wolfgang Denk
2008-02-2785xx: Don't icbi when unlocking the cacheKumar Gala
2008-02-27Invalidate INIT_RAM TLB mappingsAndy Fleming
2008-02-14ppc: Refactor cache routines, so there is only one common set.Rafal Jaworowski
2008-01-1785xx: Reworked initial processor initKumar Gala
2008-01-1685xx: Remove old style of LAW initKumar Gala
2008-01-1685xx: Move LAW init code into CKumar Gala
2008-01-0985xx: Remove cache config from configs.hKumar Gala
2007-11-03Cleanup coding style; update CHANGELOGWolfgang Denk
2007-10-19MSR overwrite fixurwithsughosh@gmail.com
2007-10-19Remove magic numbers from cache related operations for mpc85xxKumar Gala
2007-09-2685xx io out functions need sync after write.Ed Swarthout
2007-08-14Use an absolute address when jumping out of 4k boot pageKumar Gala
2007-08-1485xx start.S cleanup and exception supportAndy Fleming
2007-06-22[ppc] Fix build breakage for all non-4xx PowerPC variants.Rafal Jaworowski
2007-04-23u-boot: v2: Remove the fixed TLB and LAW entrynubmerZang Roy-r61911
2006-03-13Fix bug in [id]cache_status commands for MPC85xx processors;Wolfgang Denk
2005-10-05Added support for KwikByte KB920x boards (based on AT91RM9200)Wolfgang Denk
2005-10-05E500 update: repoint IVPR to RAM when code is relocatedWolfgang Denk
2005-08-05Merge with /home/wd/git/u-boot/masterWolfgang Denk
2005-08-04Fix typos in cpu/85xx/start.S which caused DataTLB exception to beWolfgang Denk
2005-07-29* Patch by Ron Alder, 11 July 2005Lunsheng Wang
2005-07-25* Patch by Jon Loeliger, 2005-05-05Jon Loeliger
2005-05-13Fix timer handling on MPC85xx systemswdenk
2004-08-01Patch by Jon Loeliger, 16 Jul 2004:wdenk
2004-07-09Patch by Jon Loeliger, 17 June 2004:wdenk
2004-06-09Patches Part 1 by Jon Loeliger, 11 May 2004:wdenk
2003-10-26* Patch by Xiao Xianghua, 23 Oct 2003:wdenk
generated by cgit v1.2.3 (git 2.0.4) at 2024-11-04 05:56:58 +0000