blob: c63a331d69b7b0411c0e4ac3907ab97a92a6f947 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
|
// SPDX-License-Identifier: GPL-2.0+
/*
* Copyright (C) 2017 Marek Behún <kabel@kernel.org>
*/
/ {
aliases {
i2c0 = &i2c0;
i2c1 = &i2cmux;
spi0 = &spi0;
};
};
&i2c0 {
bootph-all;
i2cmux: i2cmux@70 {
bootph-all;
i2c@0 {
bootph-all;
};
i2c@1 {
bootph-all;
};
i2c@5 {
bootph-all;
crypto@64 {
bootph-all;
};
};
};
};
&mdio {
switch@10 {
mdio {
#address-cells = <1>;
#size-cells = <0>;
sw_phy0: ethernet-phy@0 {
reg = <0x0>;
};
sw_phy1: ethernet-phy@1 {
reg = <0x1>;
};
sw_phy2: ethernet-phy@2 {
reg = <0x2>;
};
sw_phy3: ethernet-phy@3 {
reg = <0x3>;
};
sw_phy4: ethernet-phy@4 {
reg = <0x4>;
};
};
ports {
ports@0 {
phy-handle = <&sw_phy0>;
phy-mode = "internal";
};
ports@1 {
phy-handle = <&sw_phy1>;
phy-mode = "internal";
};
ports@2 {
phy-handle = <&sw_phy2>;
phy-mode = "internal";
};
ports@3 {
phy-handle = <&sw_phy3>;
phy-mode = "internal";
};
ports@4 {
phy-handle = <&sw_phy4>;
phy-mode = "internal";
};
};
};
};
#ifdef CONFIG_ENV_IS_IN_SPI_FLASH
&spi0 {
flash@0 {
partitions {
partition@0 {
reg = <0x0 CONFIG_ENV_OFFSET>;
};
partition@f0000 {
reg = <CONFIG_ENV_OFFSET CONFIG_ENV_SIZE>;
label = "u-boot-env";
};
};
};
};
#endif
#include "mvebu-u-boot.dtsi"
|
