| 1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
 | // SPDX-License-Identifier: GPL-2.0
/*
 * Copyright (C) 2021 Texas Instruments Incorporated - https://www.ti.com/
 */
#include "k3-am64x-binman.dtsi"
/ {
	chosen {
		tick-timer = &main_timer0;
	};
};
&main_timer0 {
	clock-frequency = <200000000>;
};
&sdhci0 {
	status = "disabled";
};
&inta_main_dmss {
	bootph-all;
};
&mdio1_pins_default {
	bootph-all;
};
&cpsw3g_mdio {
	bootph-all;
};
&cpsw3g_phy0 {
	bootph-all;
};
&cpsw3g_phy1 {
	bootph-all;
};
&rgmii1_pins_default {
	bootph-all;
};
&rgmii2_pins_default {
	bootph-all;
};
&cpsw3g {
	bootph-all;
	ethernet-ports {
		bootph-all;
	};
};
&phy_gmii_sel {
	bootph-all;
};
&cpsw_port2 {
	bootph-all;
};
&main_bcdma {
	reg = <0x00 0x485c0100 0x00 0x100>,
	      <0x00 0x4c000000 0x00 0x20000>,
	      <0x00 0x4a820000 0x00 0x20000>,
	      <0x00 0x4aa40000 0x00 0x20000>,
	      <0x00 0x4bc00000 0x00 0x100000>,
	      <0x00 0x48600000 0x00 0x8000>,
	      <0x00 0x484a4000 0x00 0x2000>,
	      <0x00 0x484c2000 0x00 0x2000>;
	reg-names = "gcfg", "bchanrt", "rchanrt", "tchanrt", "ringrt",
		    "cfg", "tchan", "rchan";
	bootph-all;
};
&main_pktdma {
	reg = <0x00 0x485c0000 0x00 0x100>,
	      <0x00 0x4a800000 0x00 0x20000>,
	      <0x00 0x4aa00000 0x00 0x40000>,
	      <0x00 0x4b800000 0x00 0x400000>,
	      <0x00 0x485e0000 0x00 0x20000>,
	      <0x00 0x484a0000 0x00 0x4000>,
	      <0x00 0x484c0000 0x00 0x2000>,
	      <0x00 0x48430000 0x00 0x4000>;
	reg-names = "gcfg", "rchanrt", "tchanrt", "ringrt", "cfg",
		    "tchan", "rchan", "rflow";
	bootph-all;
};
&rgmii1_pins_default {
	bootph-all;
};
&rgmii2_pins_default {
	bootph-all;
};
&mdio1_pins_default {
	bootph-all;
};
&cpsw3g_phy1 {
	bootph-all;
};
&serdes_ln_ctrl {
	bootph-all;
};
&ospi0_pins_default {
	bootph-all;
};
&fss {
	bootph-all;
};
&ospi0 {
 	bootph-all;
	flash@0 {
		bootph-all;
	};
};
 |