arch/arm/dts/mt7987-netsys-u-boot.dtsi


1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51

// SPDX-License-Identifier: (GPL-2.0 OR MIT)
/*
 * Copyright (C) 2025 MediaTek Inc.
 * Author: Sam.Shih <sam.shih@mediatek.com>
 */

#include <dt-bindings/clock/mediatek,mt7987-clk.h>
#include <dt-bindings/reset/mt7988-reset.h>

&netsys {
	eth0: ethernet@15110100 {
		compatible = "mediatek,mt7987-eth", "syscon";
		reg = <0 0x15100000 0 0x20000>;
		mediatek,gmac-id = <0>;
		mediatek,ethsys = <&ethsys>;
		mediatek,sgmiisys = <&sgmiisys0>;
		mediatek,infracfg = <&topmisc>;
		resets = <&ethsys ETHDMA_FE_RST>;
		reset-names = "fe";
		#address-cells = <1>;
		#size-cells = <0>;
		status = "disabled";
	};

	eth1: ethernet@15110200 {
		compatible = "mediatek,mt7987-eth", "syscon";
		reg = <0 0x15100000 0 0x20000>;
		mediatek,gmac-id = <1>;
		mediatek,ethsys = <&ethsys>;
		mediatek,infracfg = <&topmisc>;
		resets = <&ethsys ETHDMA_FE_RST>;
		reset-names = "fe";
		#address-cells = <1>;
		#size-cells = <0>;
		status = "disabled";
	};

	eth2: ethernet@15110300 {
		compatible = "mediatek,mt7987-eth", "syscon";
		reg = <0 0x15100000 0 0x20000>;
		mediatek,gmac-id = <2>;
		mediatek,ethsys = <&ethsys>;
		mediatek,sgmiisys = <&sgmiisys1>;
		mediatek,infracfg = <&topmisc>;
		resets = <&ethsys ETHDMA_FE_RST>;
		reset-names = "fe";
		#address-cells = <1>;
		#size-cells = <0>;
		status = "disabled";
	};
};