blob: 97cc39c73e0da977b5068e497af012674a813f0b (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
|
// SPDX-License-Identifier: GPL-2.0
/*
* dts file for Xilinx Versal NET Mini QSPI Configuration
*
* (C) Copyright 2023-2025, Advanced Micro Devices, Inc.
*
* Michal Simek <michal.simek@amd.com>
* Ashok Reddy Soma <ashok.reddy.soma@amd.com>
*/
/dts-v1/;
/ {
compatible = "xlnx,versal-net-mini";
#address-cells = <2>;
#size-cells = <2>;
model = "Xilinx Versal NET MINI QSPI";
aliases {
serial0 = &dcc;
spi0 = &qspi;
};
chosen {
stdout-path = "serial0:115200";
};
memory@bbf00000 {
device_type = "memory";
reg = <0 0xbbf00000 0 0x100000>;
};
clk150: clk150 {
compatible = "fixed-clock";
#clock-cells = <0>;
clock-frequency = <150000000>;
};
dcc: dcc {
compatible = "arm,dcc";
status = "okay";
bootph-all;
};
qspi: spi@f1030000 {
compatible = "xlnx,versal-qspi-1.0";
status = "okay";
clock-names = "ref_clk", "pclk";
num-cs = <1>;
reg = <0 0xf1030000 0 0x1000>;
#address-cells = <1>;
#size-cells = <0>;
clocks = <&clk150>, <&clk150>;
flash0: flash@0 {
compatible = "n25q512a", "micron,m25p80",
"jedec,spi-nor";
reg = <0>;
spi-tx-bus-width = <4>;
spi-rx-bus-width = <4>;
spi-max-frequency = <20000000>;
};
};
};
|
