blob: 3cc8ee8b8103e96d1180adcb3701ddb88baf4857 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
|
// SPDX-License-Identifier: GPL-2.0+
/*
* Copyright 2025 B&R Industrial Automation GmbH
*/
#include <config.h>
/ {
binman {
bootph-all;
filename = "flash.bin";
pad-byte = <0xff>;
align-size = <16>;
align = <16>;
blob@0 {
filename = "spl/boot.bin";
offset = <0x0>;
};
fit {
description = "U-Boot BR Zynq boards";
offset = <CONFIG_SYS_SPI_U_BOOT_OFFS>;
images {
uboot {
description = "U-Boot BR Zynq";
type = "firmware";
os = "u-boot";
arch = "arm";
compression = "none";
load = <CONFIG_TEXT_BASE>;
u-boot-nodtb {
};
};
fdt-0 {
description = "DTB BR Zynq";
type = "flat_dt";
arch = "arm";
compression = "none";
u-boot-dtb {
};
};
};
configurations {
default = "conf-0";
conf-0 {
description = "BR Zynq";
firmware = "uboot";
fdt = "fdt-0";
};
};
};
blob-ext@0 {
filename = "blobs/cfg.img";
offset = <0xC0000>;
size = <0x10000>;
optional;
};
blob-ext@5 {
filename = "blobs/cfg_opt.img";
offset = <0xD0000>;
size = <0x10000>;
optional;
};
blob-ext@1 {
bootph-all;
filename = "blobs/bitstream.bit";
offset = <0x100000>;
size = <0x200000>;
optional;
};
blob-ext@4 {
bootph-all;
filename = "blobs/bitstream_update.bit";
offset = <0x400000>;
size = <0x200000>;
optional;
};
blob-ext@2 {
filename = "blobs/bootar.itb";
offset = <0x900000>;
size = <0x600000>;
optional;
};
blob-ext@3 {
filename = "blobs/dtb.bin";
offset = <0xF00000>;
size = <0x100000>;
optional;
};
};
};
|
