summaryrefslogtreecommitdiff
path: root/arch/arm/dts/zynq-brcp1_1r_switch.dts
blob: a68d530bfe2a608aac239d7830b4cea80ee3ba64 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
// SPDX-License-Identifier: GPL-2.0+
/*
 * Copyright 2024 B&R Industrial Automation GmbH
 */

/dts-v1/;
#include "zynq-brcp1.dtsi"

/ {
	memory {
		device_type = "memory";
		reg = <0x0 0x8000000>;
	};
};

&gem0 {
	status = "okay";
	phy-mode = "gmii";

	fixed-link {
		speed = <100>;
		full-duplex;
	};
};

/* Since the gem0 clock is configured EMIO this dummy entry is needed */
&clkc {
	clocks = <&clkc 16>;
	clock-names = "gem0_emio_clk";
};