blob: 5857d7581a9bb3d00f091e050a3996b653021f7b (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
|
/* SPDX-License-Identifier: BSD-2-Clause-Patent */
/**
*
* Copyright (c) 2020, Pete Batard <pete@akeo.ie>
*
**/
#include <asm/arch/acpi/bcm2836.h>
#ifndef __BCM2836_GPU_H__
#define __BCM2836_GPU_H__
/* VideoCore constants */
#define BCM2836_VCHIQ_OFFSET 0x0000B840
#define BCM2836_VCHIQ_BASE_ADDRESS (BCM2836_SOC_REGISTERS + BCM2836_VCHIQ_OFFSET)
#define BCM2836_VCHIQ_LENGTH 0x00000010
#define BCM2836_V3D_BUS_OFFSET 0x00C00000
#define BCM2836_V3D_BUS_BASE_ADDRESS (BCM2836_SOC_REGISTERS + BCM2836_V3D_BUS_OFFSET)
#define BCM2836_V3D_BUS_LENGTH 0x00001000
#define BCM2836_HVS_OFFSET 0x00400000
#define BCM2836_HVS_BASE_ADDRESS (BCM2836_SOC_REGISTERS + BCM2836_HVS_OFFSET)
#define BCM2836_HVS_LENGTH 0x00006000
#define BCM2836_PV0_OFFSET 0x00206000
#define BCM2836_PV0_BASE_ADDRESS (BCM2836_SOC_REGISTERS + BCM2836_PV0_OFFSET)
#define BCM2836_PV0_LENGTH 0x00000100
#define BCM2836_PV1_OFFSET 0x00207000
#define BCM2836_PV1_BASE_ADDRESS (BCM2836_SOC_REGISTERS + BCM2836_PV1_OFFSET)
#define BCM2836_PV1_LENGTH 0x00000100
#define BCM2836_PV2_OFFSET 0x00807000
#define BCM2836_PV2_BASE_ADDRESS (BCM2836_SOC_REGISTERS + BCM2836_PV2_OFFSET)
#define BCM2836_PV2_LENGTH 0x00000100
#define BCM2836_HDMI0_OFFSET 0x00902000
#define BCM2836_HDMI0_BASE_ADDRESS (BCM2836_SOC_REGISTERS + BCM2836_HDMI0_OFFSET)
#define BCM2836_HDMI0_LENGTH 0x00000600
#define BCM2836_HDMI1_OFFSET 0x00808000
#define BCM2836_HDMI1_BASE_ADDRESS (BCM2836_SOC_REGISTERS + BCM2836_HDMI1_OFFSET)
#define BCM2836_HDMI1_LENGTH 0x00000100
#endif /* __BCM2836_MISC_H__ */
|
