blob: 92c34d611186cb4eeb657a246f024c410b48793d (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
|
// SPDX-License-Identifier: GPL-2.0+
/*
* CPU code for Qualcomm IPQ40xx SoC
*
* Copyright (c) 2024 Sartura Ltd.
*
* Author: Robert Marko <robert.marko@sartura.hr>
*/
#include <cpu_func.h>
#include <init.h>
int dram_init(void)
{
int ret;
ret = fdtdec_setup_memory_banksize();
if (ret)
return ret;
return fdtdec_setup_mem_size_base();
}
/*
* Enable/Disable D-cache.
* I-cache is already enabled in start.S
*/
void enable_caches(void)
{
dcache_enable();
}
void disable_caches(void)
{
dcache_disable();
}
/*
* In case boards need specific init code, they can override this stub.
*/
int __weak board_init(void)
{
return 0;
}
|